期刊文献+

一种面向多处理器系统的在线低功耗调度算法 被引量:1

An Online Power-Efficient Scheduling Algorithm for Multiprocessor Systems
下载PDF
导出
摘要 针对当前多处理器系统中的散热瓶颈问题,基于处理器动态速度调节技术,提出了一种在线低功耗调度算法(PEQUI).PEQUI以动态均衡算法(EQUI)为基础,公平地分配处理器资源,依据处理器功耗与运行速度间存在非线性关系,以正比于系统任务数的方式调节处理器运行速度.与传统低功耗调度算法相比,PEQUI仅基于当前待调度任务的信息进行决策,决策参数少.以能量消耗与任务执行流时间为评价算法性能的指标,利用在线竞争分析方法证明了PEQUI算法与最优离线算法相比可达到常数竞争比(<10).模拟结果表明,PEQUI比最近到达处理器共享算法(LAPS)和恒速EQUI算法能更好地优化系统整体性能和能量消耗.在相同负载情况下,与LAPS相比,PEQUI在降低功耗的同时系统平均运行时间也降低了近7%. Aiming at addressing the bottleneck problem of heat dissipation in multiprocessor systems,an online power-efficient scheduling algorithm PEQUI is proposed based on the dynamic speed scaling technique.PEQUI is capable of fairly allocating processor resources by applying the dynamic partitioning strategy(EQUI).Moreover,PEQUI adjusts processor speeds in proportion to the number of active jobs by taking the non-linear relationship between processor's power consumption and its execution speed into account.Compared with traditional power-efficient algorithms,PEQUI is able to make irrevocable decisions by using only information of the current active jobs,and needs fewer decision-making parameters.Online competitive analysis and a comparison with the optimal offline algorithm show that PEQUI achieves a constant competitive ratio with respect to the total execution time and energy.Simulation results show that PEQUI achieves better performance and lower power consumption than algorithms such as the latest arrival processor sharing(LAPS)and EQUI-based strategies with constant speed.A comparison with LAPS under the same workloads shows that PEQUI effectively reduces power consumption while the execution time reduces near 7%.
出处 《西安交通大学学报》 EI CAS CSCD 北大核心 2010年第8期15-19,共5页 Journal of Xi'an Jiaotong University
基金 国家自然科学基金资助项目(60873053) 国家高技术研究发展计划资助项目(2009AA01A131 2009AA01Z108)
关键词 多处理器系统 在线低功耗调度 动态速度调节 竞争分析 multiprocessor system online power-efficient scheduling dynamic speed scaling competitive analysis
  • 相关文献

参考文献12

  • 1YAO F,DEMERS A,SHENKER S.A scheduling model for reduced CPU energy[C] //Proceedings of FOCS.Piscataway,NJ,USA:IEEE,1995:374-382.
  • 2KWON W C,KIM T.Optimal voltage allocation techniques for dynamically variable voltage processors[J].ACM Transactions on Embedded Computing Systems,2005,4(1):211-230.
  • 3IRANI S,SHUKLA S,GUPTA R.Algorithms for power savings[J].ACM Transactions on Algorithms,2007,3(4):41-64.
  • 4ALBERSS,FUJ1WARA H.Energy-efficient algorithms for flow time minimization[J].ACM Transaction on Algorithms,2007,3(4):49-66.
  • 5BANSAL N,PRUHS K,STEIN C.Speed scaling for weighted flow time[C] // Proceedings of SODA.New York,USA:ACM,2007:805-813.
  • 6LAM TW,LEE LK,TO I,et al.Speed scaling functions for flow time scheduling based on active job count[C] // Proceedings of ESA.Berlin,Germany:Springer,2008:647-659.
  • 7CHAN Ho-Leung,EDMONDS J,LAM T W,et al.Nonclairvoyant speed scaling for flow and energy[C] //Proceedings of STACS,Berlin,Germany:Springer,2009:409-420.
  • 8EDMONDS J.Scheduling in the dark[C] //Proceedings of STOC.New York,USA:ACM,1999:179-188.
  • 9PRUHS K.Competitive online scheduling for server systems[J].ACM SIGMETRICS Performance Evaluation Review,2007,34(4):52-58.
  • 10CAO Yangjie,SUN Hongyang,SHU Wenjing,et al.Malleable-lab:a tool for evaluating adaptive online schedulers on malleable jobs[C] // Proceedings of PDP.Piscataway,NJ,USA:IEEE,2010..11-18.

同被引文献21

  • 1杨学军.E级计算的挑战与思考[J].中国计算机学会通讯,2013,9(12):29-32.
  • 2Yeo K S, Rofaik S S, Goh W. CMOS/BiCMOS ULSI: low voltage, low power[M]. Beijing: Publishing House of Electronics Industry and Pearson Education Press, 2003.
  • 3Cbandrakasan A P, Sheng S, Brodersen R W. Low-power CMOS digital design[J]. IEEE Journal of Solid-state Circuits, 1992, 27 (4): 473-484.
  • 4Burd T. D, Pering T. A, Stratakos A. J, et al. A Dynamic Voltage Scaled Microprocessor System[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (11): 1571-1580.
  • 5Li H, Bhunia S, Chen Y, et al. Deterministic Clock Gating for Microprocessor Power Reduction[C]// HPCA-9 '03. Proceedings of the Ninth International Symposium on. Anaheim, California, USA: IEE.E CS, 2003: 113-122.
  • 6Abdollahi A, Fallah F, Pedram M. Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits[C]//ISLPED '02. Proceedings of the 2002 international symposium on Low power electronics and design. Monterey, California, USA: ACM Press, 2002: 213-218.
  • 7Kim N. S, Blaauw D, Mndge T. Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches[C]//ICCAD '03. Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design. San Jose, California, USA: IEEE Computer Society/ACM, 2003: 627-632.
  • 8Hu Z, Buyuktosunoglu A, Srinivasan V, et al. Microarchitectural Techniques for Power Gating of Execution Units[C]// ISLPED '04. Proceedings of the 2004 international symposium on Low power electronics and design. Newport Beach, California, USA: ACM Press, 2004: 32-37.
  • 9Kim N. S, Flautner K., Blaauw D, et aI. Circuit and Microarchitectural Techniques for Reducing Cache Leakage Power[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (2): 167-184.
  • 10Taylor M. B, Lee W, Miller J, et al. Evaluation of the Raw Microprocessor : An Exposed-Wire-Delay Architecture for ILP and Streams[C]// ISCA '04. Proceedings of the 31st annual international symposium on Computer architecture. M ti nchen, Germany: IEEE CS, 2004: 2-13.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部