期刊文献+

CMOS数控振荡器设计

Design of an Atatic-CMOS based Digital-Controlled Oscillator
下载PDF
导出
摘要 设计并讨论了一种新颖的完全基于CMOS静态逻辑反相器设计的数字控制振荡器DCO结构(Digitally-Controlled Oscillator),这种数字控制振荡器采用全数字电路构成,较之LC振荡器更加易于设计和制造,适合于高频高性能数字锁相环的应用。电路结构的仿真采用Spectre仿真器,基于STMicroelectronics CMOS 90nm工艺,在1.2V电源电压下实现了1GHz~6GHz的数控振荡频率变化范围,功耗为0.1mW~3mW,10MHz的频率偏移处的相位噪音约为-114dBc/Hz。 A novel structure of CMOS-static-logic inverter based DCO(Digitally-Controlled Oscillator)is designed in this thesis.This DCO structure is analysis with Cadence Spectre Simulator.Based on STMicroelectronics CMOS 90nm Technology,this DCO can provide a digitally tuning range from 1GHz to 6GHz with a power dissipation varied from 0.1mW to 3mW.With noise analysis,the phase noise at 10MHz offset frequency is-114dBc/Hz.
出处 《电子与封装》 2010年第8期27-30,共4页 Electronics & Packaging
关键词 数字压控振荡器 CMOS反相器 环形振荡器 低噪音设计 digitally-controlled oscillator CMOS inverter ring oscillator low noise design
  • 相关文献

参考文献4

  • 1Robert Bogdan Staszewski.All-Digital Frequency Synthesizer in Dccp-Submicron CMOS[M].A John Wiley & Sons,Inc,2006.110-112.
  • 2R.Jacob Baker.CMOS Circuit Design,Layout,and Simulation[M].Wiley,2008.383.
  • 3Jose A.Tiemo,Alexander V.Rylyako,Daniel J.Friedman.A Wide Power Supply Range,Wide Tuning Range,All Static CMOS All Digital PLL in 65rim SOI[J].IEEE Journal of Soild-States Circuits,January 2008,43(1):42-51.
  • 4Behzad Razavi.Design of Analog CMOS Integrated Circuits[M].McGraw-Hill Companies Inc,2001.483-491.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部