期刊文献+

安全加密微处理器结构与设计 被引量:2

Architecture and design of a secure encrypted microprocessor
原文传递
导出
摘要 提出的安全加密嵌入式处理器集成了RSA,AES,DES/3DES和SHA硬件加密引擎,提供程序、数据与总线加密机制以及系统级加密支持,可适用于各种不同安全等级需求的嵌入式系统.在设计中采用多种优化算法以在成本、性能与安全性之间取得良好平衡,最终采用华虹NEC0.25μm工艺实现ASIC流片,样片测试结果表明设计正确. With a wide range of embedded processor applications, unauthorized stealing, tampering, as well as bus monitor bring enormous challenges for the security of user's programs and sensitive data. RSA (ron rivest adishamir leonard adleman), AES (advanced encyption standard), DES (data encryption standard)/3DES (triple data encryption standard) and SHA (secure Hash algorithm) hard- ware encryption engine were integrated in the secure encrypted microprocessor to support program, data and bus encryption in different security level using areas. In the design, we used a variety of optimization algorithms to make a good balance between cost, performance and safety. We completee a small area of implementation, and finally we achieve the taping out of ASIC (application specific inter grated circut) with NEC 0.25 μm technology.
出处 《华中科技大学学报(自然科学版)》 EI CAS CSCD 北大核心 2010年第8期81-84,共4页 Journal of Huazhong University of Science and Technology(Natural Science Edition)
基金 国家自然科学基金资助项目(60973034) 新世纪优秀人才支持计划资助项目(NCET-07-0328)
关键词 超大规模集成电路 微处理器 安全 加密 嵌入式系统 保护 very large scale integrated circuit (VLSI) microprocessor security encryption embedded system protection
  • 相关文献

参考文献8

  • 1Elbaz R, Torres L, Sassatelli G. Hardware engines for bus encryption: a survey of existing techniques [C] //Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. [s. n. ], 2007 : 40-45.
  • 2Maxim A document from Maxim Semiconductor. Dal las Security MCU User Guide[EB/OL] [2009-12- 20]. http://www, maxim-ic, com. cn/products/mi crocontrollers/secure/DS5002FP, pdf, REV 071403.
  • 3Kuhn M G. Cipher instruction search attack on the bus-encryption security microcontroller DSSOO2FP [J]. IEEE Transaction on Computer, 1998, 47: 1 153-1 157.
  • 4Yang Jun, Gao Lan, Zhang Youtao. Improving memory encryption performance in secure processors[J].IEEE Transactions on Computers, 2005, 54:630- 640.
  • 5Jorg Platte, Edwin Naroska, Kai Grundmann. A cache design for a security architecture for micropro- cessors [J].Architecture of Computing Systems, 2006, 3 894: 435-449.
  • 6Guillaume Duc, Ronan Keryell. CryptoPage: an efficient secure architecture with memory encryption, in tegrity and information leakage protection[J]. Computer Security Application Conference, 2006, 4 186 483-492.
  • 7Ross Anderson, Markus Kuhn. Tamper resistance-a cautionary note[C] // The Second USENIX Workshop on Electronic Commerce Proceedings. [s. n. ], 1996: 1-11.
  • 8William Stallings. Cryptography and network security: principles and practices[M]. 4th Edition. Upper Saddle River, UOA: Prentice Hall, 2006.

同被引文献4

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部