期刊文献+

高性能算术SIMD模块的电路设计 被引量:1

Circuit Design of a High Performance SIMD Arithmetic Module
下载PDF
导出
摘要 算术SIMD模块是我们自主设计的高性能DSP中的关键模块.基于0.13微米工艺,提出了改进的SIMD指令实现算法,设计实现了算术SIMD模块的电路与版图,根据指令特点,提出了结果产生的两级选择结构,采用有限动态电路设计了SIMD加法器和比较判零子模块.用Nanosim工具实现了版图后模拟及时序分析的自动化,版图后延时控制在750ps以内,满足了高性能DSP芯片的时序要求. The SIMD Arithmetic module is a critical module in the high performance DSP, which developed by us. This paper presents a new algorithm for SIMD instructions, and designs the circuits and layouts of the SIMD module based on 0, 13μm CMOS technology. Based on the characteristics of the instructions, two level selection structure for results generation has been put forward, SIMD adder and compare for zero module have been designed with limited dynamic circuits. Simulation and timing verification after layouts are implemented automatically by using Nanosim tool. The delay after layout is under 750ps, which can meet the timing requirements of high performance DSP.
出处 《微电子学与计算机》 CSCD 北大核心 2010年第9期29-32,共4页 Microelectronics & Computer
基金 新世纪优秀人才支持计划项目
关键词 DSP SIMD加法器 有限动态电路 电路设计 DSP SIMD adder limited dynamic circuits circuit design
  • 相关文献

参考文献5

二级参考文献14

  • 1胡广书.数字信号处理-理论、算法与实现[M].北京:清华大学出版社,2000..
  • 2李亚明.计算机组成原理与体系结构[M].北京:清华大学出版社,2000..
  • 3沈绪榜.RISC与后处理技术[M].西安,1995..
  • 4Zheng Weimin, Tang Zhizhong. Computer System Archi tecture, Tsinghra University Press.
  • 5The Scientist and Engineer's Guide to Digital Signal Processing.
  • 6Didier Demigny, Lounis Kessal, etc. How to Use High Speed Reconfigurable FPGA for Real Time Image Processing.Proceeding of the Fifth IEEE Internatinal Workshop on Computer Architectures for Machine Perception, 2000.
  • 7李莉.嵌入式LS SIMD协处理器芯片的研究与设计.[博士论文],2002
  • 8Luo Z, Martonosi M, Ashar P. An edge- endpointbased configurable hardware architecture for VLSI CAD-Layout design rule checking [ C]//FCCM. NJ : Princeton University, 1999 : 158 - 167.
  • 9Sandeep Koranne. A high performance SIMD framework for design rule checking on sony's play station 2 emotion engine platform[ C]//ISQED'04, 2004: 371 - 376.
  • 10Intel. IA-32 intel(r) architecture optimization reference manual[ EB/OL]. [ 2006 - 10 - 15 ]. http://www.intel. com.

共引文献7

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部