期刊文献+

空间高速总线SpaceWire节点的设计与实现 被引量:5

The Design and Implementation of Space High-Speed Bus SpaceWire Codec
下载PDF
导出
摘要 根据SpaceWire总线的组成结构以及采用的数据-滤波编解码技术,针对SpaceWire节点需要与主机设备、SpaceWire接口设备进行异步交互的特点,文章给出了一种SpaceWire节点的高效实现方案。首先,该方案在硬件设计中采用了SpaceWire节点的多时钟域设计,使得节点整体性能得以显著提升;第二,采用双倍数据速率寄存器设计来降低SpaceWire节点发送端设计难度,解决了高速数据发送问题;第三,采用手动布局接收端的底层器件来满足时序要求,解决了高速数据接收问题;第四,计算出接收端RX FIFO的理论读出时钟频率指导硬件程序设计。在此基础上,采用SpaceWire节点的点对点数据传输实验对文章设计验证,结果表明文章给出的方案可以工作在240MHz时钟频率下,满足空间高速数据传输中高可靠性、低误码率和低复杂度的要求。 Based on structure of SpaceWire and the technology of data strobe encoding,and considerating the fact that the node need to asynchronous communicate with host system and SpaceWire equipment,an efficient approach for SpaceWire Codec designing is proposed in this paper.Firstly,multi-clock domains designing method is applied to SpaceWire Codec and its performance is improved greatly.Secondly,the double data rate register is used in the transmitter to reduce designing difficulty and increase the working frequency.Thirdly,the manual layout of FPGA is used in the receiver to meet time requirement of high transmission.Fourthly,the reading frequency of RX FIFO is computed in theory to support hardware design.Finally,the point to point transmission experiment shows that the optimized design can work under 200MHz frequency and meet the requirement of high reliability,fault-tolerance and low complexity.
出处 《航天返回与遥感》 2010年第4期58-64,共7页 Spacecraft Recovery & Remote Sensing
关键词 总线节点设计 数据-滤波编码 多时钟域设计 现场可编程逻辑阵列 航天应用 SpaceWire Codec Data strobe encoding Multi-clock domains design FPGA Space Applications
  • 相关文献

参考文献5

  • 1European Cooperation for Space Standardization. ECSS-E-50-ST-12C SpaceWire Links, Nodes, Routers and Networks [ S]. Issue2, Noordwijk The Netherlands,2008.
  • 2罗学平,孟新,姚秀娟.一种高速数据传输协议的研究与应用[J].微计算机信息,2008(8):217-218. 被引量:2
  • 3McClements C, Parkes S,Leon A. The SpaceWire CODEC [ C ] .International SpaceWire Seminar,2003.
  • 4Saponara S, Bacchillone T, Corona I D,et al. Hardware/Software FPGA-based Network Emulator for High-speed On-board Communications[ C]. 11th EUROMICRO CONFERENCE on DIGITAL SYSTEM DESIGN Architectures, Methods and Tools,2008 IEEE, 2008:353- 359.
  • 5Xilinx. Virtex - 4 User Guide[EB/OL]. http://www.xihnx.com,2006.

二级参考文献5

  • 1[1]IEEE Standard for Heterogeneous Interconnect (HIC) (Low-Cost,Low-Latency Scalable Serial Interconnect for Parallel System Construction),IEEE Standard 1355-1995 (1996)[S].
  • 2[2]IEEE Computer Society,"IEEE Standard for a High Performance SCriM Bus",IEEE Standard 1394-1995,IEEE,August 1996[S].
  • 3[3]S.M.Parkes,Standard ECSS-E-50-12A,SpaceWire,Links,Nodes,Routers and Networks,European Cooperation for Space Standardization,Noordwijk,The Netherlands,2003[S].
  • 4[4]Packet Telemetry,Recommendation for Space Data System Standards,CCSDS.102.0-B-4.Blue Book.Issue 4.Washington,D.C.:CCSDS,November 1995[S].
  • 5[5]Packet Telemetry,Recommendation for Space Data System Standards,CCSDS.102.0-B-5.Blue Book.Issue 5.Washington,D.C.:CCSDS,November 2000[S].

共引文献1

同被引文献29

  • 1刘建贵,郑兰芬,童庆禧.遥感图象信噪比的估算[J].应用基础与工程科学学报,1999,7(4):360-365. 被引量:20
  • 2彭保,范婷婷,马建国.基于Verilog HDL语言的FPGA设计[J].微计算机信息,2004,20(10):80-82. 被引量:16
  • 3薛声家,左小德.确定线性规划全部最优解的方法[J].数学的实践与认识,2005,35(1):101-105. 被引量:10
  • 4袁子厚.串联系统可靠度的计算表达式及其估计[J].武汉科技学院学报,2005,18(10):45-47. 被引量:1
  • 5European Cooperation for Space Standardization.ECSS-E-50-ST-12C SpaceWire-Links, Nodes, Routers and Networks [S], Issue2,Noordwijk The Netherlands,2008.
  • 6Atmel.Single SpaceWire Link High Speed Controller AT7912F[EB/OL]//www.Atmel.com.
  • 7Xilinx.Virtex-5 User Guide[EB/OL]//www.Xilinx.com.
  • 8刘涛,黄伟,潘卫军.SpaceWire节点的FPGA设计与实现[C].中国空间技术研究院科技委遥感有效载荷专业组2010年学术交流会.2010.
  • 9Actel.Implementation of the SpaceWire Clock Recovery Logic in Actel RTAX-S Devices [ M ], 2007.
  • 10Parkes S, Ferrer-Florit A. SpaceWire-D Deterministic Control and Data Delivery Over SpaeeWire Networks[R]. 220774-07-NL/ LvH.University of Dundee, 2010.

引证文献5

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部