基于嵌入式系统的误码仪的总体设计

Design of BER Test Apparatus Based on Embeded System

误码仪是专门为测试通信信道误码率而开发的仪器,其测试的直观性给工程实际应用带来了极大的便利。设计了基于嵌入式系统和FPGA的简易误码仪,充分利用了FPGA强大的可编程能力和丰富的资源,以及WinCE嵌入式系统体积小、功能强大等优势。设计了基于FPGA的误码测试板,该板通过PC104总线与PCM-3350嵌入式系统板进行通信,在实验平台上初步实现了其功能,具有很好的实用价值。

BER test apparatus is designed to test bit error rate of communication channel.Intuition of the test brings great conve-nience to the practical application.A sample BER test apparatus based on embedded system and FPGA is designed,making full use of the design flexibility and powerful function of FPGA and WinCE embedded system.The BER test board is designed and its communication with the PCM-3350 board depends on PC104.Its preliminary function is achieved on the experiment platform,It has a good practical value.