期刊文献+

A dual-band frequency synthesizer for CMMB application with low phase noise

A dual-band frequency synthesizer for CMMB application with low phase noise
原文传递
导出
摘要 A wide-band frequency synthesizer with low phase noise is presented.The frequency tuning range is from 474 to 858 MHz which is compatible with U-band CMMB application while the S-band frequency is also included. Three VCOs with selectable sub-band are integrated on chip to cover the target frequency range.This PLL is fabricated with 0.35μm SiGe BiCMOS technology.The measured result shows that the RMS phase error is less than 1°and the reference spur is less than -60 dBc.The proposed PLL consumes 20 mA current from a 2.8 V supply.The silicon area occupied without PADs is 1.17 mm;. A wide-band frequency synthesizer with low phase noise is presented.The frequency tuning range is from 474 to 858 MHz which is compatible with U-band CMMB application while the S-band frequency is also included. Three VCOs with selectable sub-band are integrated on chip to cover the target frequency range.This PLL is fabricated with 0.35μm SiGe BiCMOS technology.The measured result shows that the RMS phase error is less than 1°and the reference spur is less than -60 dBc.The proposed PLL consumes 20 mA current from a 2.8 V supply.The silicon area occupied without PADs is 1.17 mm^2.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2010年第9期68-73,共6页 半导体学报(英文版)
关键词 CMMB PLL frequency synthesizer phase noise sigma-delta modulator CMMB PLL frequency synthesizer phase noise sigma-delta modulator
  • 相关文献

参考文献7

  • 1Mobile Multimedia Broadcasting Part 1: Framing Structure, Channel Coding and Modulation for Broadcasting Channel, GY/T 220.1-2006.
  • 2Mobile Multimedia Broadcasting Part 7: Technical specifications for receiving and decoding terminal, GY/T 220.7-2008.
  • 3Rhee W, Song B, Ali A. A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order delta-sigma modulator. IEEE J Solid-State Circuits, 2000, 35(10): 1453.
  • 4Rogers J W M, Dai F F, Cavin M S, et al. A fully integrated multi-band E A fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC. IEEE J Solid-State Circuits, 2005, 40(3): 678.
  • 5Vassiliou I, Vavelidis K, Bouras S, et al. A 0.18μm CMOS dual- band direct-conversion DVB-H receiver. ISSCC Dig Tech Papers,2006:606.
  • 6Lerstaveesin S, Gupta M, Kang D, et al. A 48-860 MHz CMOS low-IF direct-conversion DTV tuner. IEEE J Solid-State Circuits, 2008, 43(9): 2013.
  • 7Lu L, Gong Z, Liao Y, H. et al. A 975-to-1960 MHz fast-locking fractional-N synthesizer with adaptive bandwidth control and 4/4.5 prescaler for digital TV tuners. ISSCC Dig Tech Papers, 2009:396.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部