1Carlo Morandi, Luca Niccolai. An Improved Code Density Test for the Dynamic Characterization of Flash A/D converters [C]//IEEE Trans. Instrumentation and Measurement, 1994, 43(3) : 384-388.
2Sun P,Chen B. A High Density Data Based on Trapped Charge Programming and Erasing[C]//ICSICT Solid-state and Integrated Circuit Technology, 2006: 784-787.
3Barth R. Selective Optimization of Test for Embedded Flash Memory[C]//IEEE Test Conference, 2002:1222.
4Yeh J en-Chieh, Wu Chi-Feng, Cheng Kuo-Liang. Flash Memory Built-in Self-Test Using March-like Algorithms[J]. IEEE Electronic Design, Test and Applications,2002:137-141.
5Mohammad M Gh, Saluia K K, Yap A. Testing Flash Memories[C]//IEEE VLSI Design, 2000,406-411.
6Yeh Jen-Chieh, Lai Yan-Ting, Shih Yuan-Yuan. Flash Memory Built-in Self-Diagnosis with Test Mode Control [C]//IEEE VLSI Test Symposium, 2005 : 15-20.
7Keshk A. Flash Memory Testing for Realistic Fault Modeling ICEEC 2004[C]//ICEEC'04 Electrical, Electronic and Computer Engineering, 2004,503-506.
8Bernardi P,Rebaudengo M, Reorda M S, Violante M. Design. A P1500-Compatible Programmable BIST Approach for the Test of Embedded Flash Memories[C]//IEEE Design, Automation and Test 2003:720-725.
9Giglio G, Masi T, Mastrocola M, Morgana F. A New Approach Flash-Memory Testing to Increase Quality and Reduce Cycle Time on Improvements [C]//IEEE Integrated Reliability Workshop Final Report, 2002. IEEE 2002:199-201.
10Yamada S, Yamane T, Amemiya K. A Self-Convergence Erase for NOR Flash EEPROM Using Avalanche Hot Carrier Injection [J]. IEEE Trans 1996,43(11):1937-1941.
