期刊文献+

纳米级SET/CMOS混合器件的研究进展

Research Development of Nanoscale SET/CMOS Hybrid Devices
下载PDF
导出
摘要 SET/CMOS作为一种单电子晶体管与纳米级CMOS混合结构的新兴纳米电子器件,不仅实现两者优势互补,而且其突出的功能特性极大影响着电路微型化发展的道路。从SET/CMOS的串联和并联两种基本结构出发,阐述了各自的工作原理与特性、进而介绍了该混合器件目前在实验室制备、电路设计以及数值模拟研究方面的现状,最后讨论了器件在发展中尚需解决的问题及其应用前景。SET/CMOS的容错电路及互连结构新型设计将会加速实用化的进程,使集成电路产生质的飞跃,进而有望实现超高密度的信息存储和超高速信息处理,并将在未来智能计算机、通信设备和自动化方面发挥重要作用。 As an emerging nanoelectronic device combining a single electron transistor (SET) and a nanoscale CMOS, the SET/CMOS makes advantages of the complementary of SET and CMOS, and has a great effect on the development of micro-circuits due to its prominent function. Based on two basic structures of serial and parallel types on SET/CMOS hybrid nanodevices, their working principles and characteristics are introduced. Then, the development status of SET/CMOS is presented, including the fabrication techniques in laboratory, circuit design and numerical simulation. Finally, the existing problems and application prospect of SET/CMOS are discussed. The novel design schemes of the fault-tolerant circuit and connection architecture on SET/CMOS will be explored to accelerate the practical process, which will make integrate circuits develop greatly. It is expected to realize the ultra-high-density information storage and ultra-high-speed information processing, and SET/CMOS will play an important role in the future intelligent computers, communication apparatus and automatic machines.
出处 《微纳电子技术》 CAS 北大核心 2010年第9期525-531,共7页 Micronanoelectronic Technology
基金 国家高技术研究发展计划(863计划)资助项目(2008AAJ225)
关键词 单电子晶体管 量子效应 库仑阻塞 负微分电阻 多值逻辑 single electron transistor quantum effect Coulumb blockade negative differential resistance multiple-valued logic
  • 相关文献

参考文献46

  • 1Semiconductor Industry Association(SIA).International roadmap for semiconductors(ITRS)[EB/OL].2007 edition.[2010-03-20].http://public.itrs.net.
  • 2HUANG J,MOMENZADEH M,LOMBARDI F.An overview of nanoscale device and circuits[J].IEEE Des Test Comput,2007,24(4):303-311.
  • 3HUTCHBY J A,BOURIANOFF G I,ZHIRNOV V V,et al.Extending the road beyond CMOS[J].IEEE Circuits Devices Mag,2002,18(2):28-41.
  • 4ZHIRNOV V V,HUTCHBY J A,BOURIANOFF G I,et al.Emerging research logic devices[J].IEEE Circuits Devices Mag,2005,21(3):37-46.
  • 5HUTCHBY J A,BOURIANOFF G I,ZHIRNOV V V,et al.Emerging research memory and logic technologies[J].IEEE Circuits Devices Mag,2005:47-51.
  • 6ZIEGLER M M,STAN M R.CMOS/nano co-design for crossbar-based molecular electronic systems[J].IEEE Trans Nanotechnol,2003,2(4):217-230.
  • 7LIKHAREV K K,KOROTKOV A N.Ultradense hybrid SET/FET dynamic RAM:feasibility of background-charge-independent room-temperature single-electron digital circuits[C]//Proceedings of International Semicond Device Res Symp.Charlottesville,VA,USA,1995:335-358.
  • 8MAHAPATRA S,LONESCU A M,BANEJEE K,et al.Modelling and analysis of power dissipation in single electron logic[C]//Proceedings of Technical Digest of IEDM.California,USA,2002:323-326.
  • 9UCHIDA K,KOGA J,OHBA R,et al.Programmable single electron transistor logic for low-power intelligent Si LSI[C]//Proceedings of ISSCC.Callfornia,USA,2002,2:162-453.
  • 10INOKAWA H,TAKAHAsHI Y.A compact analytical model for asymmetric single-dectron tunneling transistors[J].IEEE Trans on Electron Devices,2003,50(2):455-461.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部