期刊文献+

直接数字频率合成器的优化技术研究 被引量:2

Optimization of Direct Digital Frequency Synthesizer
下载PDF
导出
摘要 详细阐述了利用QuartusⅡ实现直接数字频率合成器(DDS)的方法和步骤。分析了DDS的设计原理,采用多级流水线控制技术对DDS相位累加器进行了优化,利用存储对称波形方法对波形存储表进行了优化,并在开发环境下进行了功能仿真,选用现场可编程器件FPGA作为目标器件,得到了可以重构的IP核,实现了复杂的调频功能。利用该方法实现的DDS模块具有更广泛的实际意义和更良好的实用性。 The method and steps of using Quartus Ⅱ to realize DDS(direet digital frequency synthesis) is described in detail. The principle of DDS is analyzed and the multi-stage pipeline control technology is used for optimizing the DDS phase accumulator. The waveform storage table is optimized by symmetrical waveform storage method, and is simulated in development environment. The reconstructed IP nucleus of DDS can be gained based on FPGA. It is very easy to achieve frequency modulation with the DDS module,and has more comprehensive and nice practicality.
作者 郑利文
出处 《现代电子技术》 2010年第18期143-144,159,共3页 Modern Electronics Technique
关键词 DDS 相位累加器 波形存储表 QuartusⅡ direct digital frequency synthesis phase accumulator waveform storage table Quartus Ⅱ
  • 相关文献

参考文献10

  • 1张涛,陈亮.现代DDS的研究进展与概述[J].电子产品世界,2008,15(2):133-136. 被引量:9
  • 2张思卿,张帆.基于DDS的频率合成技术[J].济源职业技术学院学报,2007,6(4):17-21. 被引量:2
  • 3WANG Chua-Chin,TSENG Yih-Long,SHE Hsien-Chih,et al.A 13-bit resolution ROM-less direct digit frequency synthesizer based on a trigonometric quadruple angle formula[J].IEEE Trans.on Very Large Scale Integration (VLSI) Systems,2004,12(9):895-900.
  • 4NI Wei-ning,DAI Foster F,SHI Yin,et al.A direct digi-tal frequency synthesizer with single-stage delta-sigma interpolator and current-steering DAC[C] //2005 Symposium on Digest of Technical Papers VLSI Circuits.China:Inst.of Semiconductor,CAS,2005:56-59.(上接第144页).
  • 5SABER M Saber,ELMASRY M,ABO-ELSOUD M Elmasry.Quadrature direct digital frequency synthesizer using FPGA[C] //The 2006 International Conference on Computer Engineering and Systems.Egypt:NRIAG,2006:14-18.
  • 6DAI Fa Foster,NI Wei-ning,YIN Shi,et al.A direct di-gital frequency synthesizer with fourth-order phase domain ΔΣ noise shaper and 12-bit current-steering DAC[J].IEEE Journal of Solid-State Circuits,2006,41(4):839-850.
  • 7KIM Yong Sin,KANG Sung-Mo.A high speed low-power accumulator for direct digital frequency synthesizer[C] //IEEE MTT-S International Microwave Symposium Digest.[S.l.] :IEEE,2006:502-505.
  • 8LIU Xiao-dong,SHI Yan-yan,WANG Meng,et al.Direct digital frequency synthesizer based on curve approximation[C] //IEEE International Conference on Industrial Techno-logy.[S.l.] :IEEE,2008:1-4.
  • 9CARO Davide De,PETRA Nicola,STROLLO Antonio G M.Reducing lookup-table size in direct digital frequency synthesizers using optimized multipartite table method[J].IEEE Transactions on Circuits and Systems,2008,55(7):2116-2127.
  • 10HEREDIA F,CARBAJAL C,MARTINEZ S.Direct di-gital-frequency synthesizer for Dielectrophoresis[C] //Electronics,Robotics and Automotive Mechanics Conference[S.l.] :ERAMC,2008:570-574.

二级参考文献10

共引文献9

同被引文献19

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部