期刊文献+

一种基于FPGA的可配置SPI Master接口设计实现 被引量:12

The design and implementation of configurable SPI master interface based on FPGA
下载PDF
导出
摘要 介绍一种基于FPGA的SPI Master Interface设计。依据SPI同步串行接口的通信协议,设计一个可配置的、高度灵活的SPI Master模块,以满足正常、异常及强度测试要求。利用Verilog语言实现SPI接口的设计原理和编程思想。 The design of SPI master interface by FPGA is detailed described in this paper.According to communication protocol of SPI synchronous serial interface,a configurable and highly flexible SPI master interface is introduced, to meet the requirements of normal test,exception test, and strength test. This paper presents the design theory and programming idea of implementing SPI interface with Verilog language.
出处 《电子技术应用》 北大核心 2010年第10期60-62,共3页 Application of Electronic Technique
关键词 SPI同步串行接口 FPGA 测试 SPI synchronous serial interface filed programmable gate array test
  • 相关文献

参考文献4

  • 1唐恒标,冯建华,冯建科.基于测试系统的FPGA逻辑资源的测试[J].微电子学,2006,36(3):292-295. 被引量:13
  • 2(美)伯杰龙(Bergeron,J.)著,编写测试平台:HDL模型的功能验证(第二版)[M],张春等译.北京:电子工业出版社,2006.
  • 3李云松,宋锐,雷杰等.Xilinx FPGA设计基础[M].西安:西安电子科技大学出版社,2008.
  • 4夏宇文.Verilog数字系统设计教程[M].北京:北京航空航天大学出版社,2008.

二级参考文献8

  • 1Huang W K, Meyer F J, Lombardi F. Array-based testing of FPGAs:architecture and complexity [A].Proe IEEE Innovative Systems in Silicon Conf [C].Austin, TX, USA. 1996. 249-258.
  • 2Huang W K, Lombardi F, An approach for testing programmable/configurable field programmable gate arrays [A]. 14th IEEE VLSI Test Symp [C]. Princeton, NJ, USA. 1996. 450-455.
  • 3Huang W K, Meyer F J, Lombardi F. A XOR-tree based technique for constant testability of configurable FPGAs [A]. 6th Asia Test Symp [C]. Akita, Japan.1997. 248-253.
  • 4Huang W K, Meyer F J. Multiple fault detection in logic resources of FPGAs [A]. IEEE Int Syrup Defect and Fault Tolerance in VLSI Syst [C]. Paris,France.1997. 186-194.
  • 5Huang W K, Meyer F J, Lombardi F. An approach for detecting multiple faulty FPGA logic blocks [J].IEEE Trans Comp, 2000, 49(1) :48-54.
  • 6Renovell M, Portal J M, Figueras J, et al. Test configuration minimization for the logic cells of SRAM-based FPGAs: a case study [A]. Proc IEEE European Test Workshop [C]. Constance, Switzerland. 1999.146-151.
  • 7Goyal S, Choudhury M. Multiple fault testing of logic resources of SRAM-based FPGAs [A]. Proc 18th Int Conf VLSI Des, jointly with 4th Int Conf Embed Syst Des [C]. Kolkata,India. 2005. 742-747.
  • 8Xilinx Data Book. XC4000E and XC4000X Series [Z].Xilinx Inc., May 1999.

共引文献20

同被引文献50

引证文献12

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部