期刊文献+

一种基于密勒倍增的高性能LDO的设计 被引量:4

Design of a High Performance LDO Based on Miller Capacitor Multiplier
下载PDF
导出
摘要 基于零极点跟踪技术,提出一种新的LDO频率补偿架构。利用密勒电容倍增原理和零极点跟踪技术,在很小的补偿电容面积下使LDO获得全负载范围内的环路稳定。摆率增强电路的应用使系统具有优越的负载瞬态调整性能。基于0.5μm标准CMOS工艺,对LDO进行仿真验证。结果表明,系统空载下,静态电流为32μA,且能提供最大200 mA的负载电流;在输出电容为2.2μF、负载电流以200 mA/10 ns突变时,最大下冲电压仅为10 mV,没有明显的上冲。 A new frequency compensation topology for LDO was presented based on pole-zero tracking.By using Miller capacitor multiplier and pole-zero tracking,the LDO circuit was kept stable in full range of load conditions with only a small area for compensation capacitor.Excellent performance of load transient regulation was achieved for the system by using SR enhancement circuit.LDO with the proposed technology was simulated based on 0.5 μm standard CMOS process.Simulation results showed that the proposed circuit dissipated 32 μA of quiescent current with empty load and it was capable of delivering load current up to 200 mA.For an output capacitance of 2.2 μF and with a load step of 200 mA /10 ns,the circuit had a maximum undershoot voltage of only 10 mV and no remarkable overshoot.
出处 《微电子学》 CAS CSCD 北大核心 2010年第5期684-688,共5页 Microelectronics
关键词 密勒电容倍增 LDO 零极点跟踪 摆率增强 Miller capacitor multiplier Pole-zero tracking LDO SR enhancement
  • 相关文献

参考文献7

  • 1陈东坡,何乐年,严晓浪.一种低静态电流、高稳定性的LDO线性稳压器[J].电子与信息学报,2006,28(8):1526-1529. 被引量:25
  • 2RINCON G A. Current efficient, low voltage, low dropout regulators [D]. PhD Disser, USA: Georgia Institute of Technology. 1996.
  • 3RINCON G A. Active capacitor multiplier in Miller compensated circuits [J].IEEE J Sol Sta Circ, 2000, 35(1) : 26-32.
  • 4LEUNG K N, MOK P K T. A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation[J]. IEEE J Sol Sta Circ, 2003, 38(10) :1691-1720.
  • 5KWOK K C, MOK P K T. Pole-zero tracking frequency compensation for low dropout regulator [C] // IEEE Int Symp Circ and Syst. Scottsdale, Arizona, USA. 2002, 4: 735-738.
  • 6MAN T Y, LEUNG K N. Development of sin4gle-transistor-control LDO based on flipped voltage follower for SoC [J]. IEEE Trans Circ and Syst, 2008, 55(5): 1392-1401.
  • 7王义凯,王忆,巩文超,何乐年.大电流、高稳定性的LDO线形稳压器[J].Journal of Semiconductors,2007,28(7):1149-1155. 被引量:10

二级参考文献13

  • 1周松明,高明伦,杨盛光,蒋召宇,李丽,何书专.低压差(LDO)线性稳压器结构的改进[J].电子测量技术,2006,29(3):146-147. 被引量:1
  • 2陈东坡,何乐年,严晓浪.一种低静态电流、高稳定性的LDO线性稳压器[J].电子与信息学报,2006,28(8):1526-1529. 被引量:25
  • 3Rincon G A.Active capacitor multiplier in Miller compensated circuits.IEEE J.of Solid-state Circuits,2000,35(1):26-32.
  • 4Thandri B K,Silva-Martinez J.A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors.IEEE J.of Solid-State Circuits,2003,38(2):237-243.
  • 5Fan Xiaohua,Mishra C.Single Miller capacitor frequency compensation technique for low-power multistage amplifiers.IEEE J.of Solid-State Circuits,2005,40(3):584-592.
  • 6Leung K N,Mok P K T.A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation.IEEE Journal of Solid-State Circuits,2003,38(10):1691-1720.
  • 7Leung K N,Mok P K T,Ki W H.A novel frequency compensation technique for low-voltage low-dropout regulator.IEEE International Symposium on Circuits and Systems,Florida:Orlando,May 1999,Vol.5:102-105.
  • 8Kwok K C,Mok P K T.Pole-zero tracking frequency compensation for low dropout regulator.IEEE International Symposium on Circuits and Systems,Arizona:Scottsdale,May 2002,vol.4:735-738.
  • 9Rincon-Mora G A,Allen P A.A low-voltage,low quiescent current,low drop-out regulator.IEEE J.of Solid-State Circuits,1998,33(1):36-44.
  • 10Chava C K,Silva-Martínez J.A frequency compensation scheme for LDO voltage regulators.IEEE Trans.on Circuits Syst.Ⅰ:regular paper,2004,51 (6):1041-1050.

共引文献31

同被引文献32

  • 1李建中,汤小虎,魏同立.一种低电压CMOS折叠-共源共栅跨导运算放大器的设计[J].微电子学,2005,35(4):412-415. 被引量:23
  • 2来新泉,解建章,杜鹏程,孙作治.利用动态密勒补偿电路解决LDO的稳定性问题[J].固体电子学研究与进展,2005,25(3):385-390. 被引量:10
  • 3RAZAVI B. Design of analog CMOS integrated circuits[M].陈贵灿,译.西安:西安交通大学出版社,2008:248-251.
  • 4GE T, CHANG J S, SHU W, et al. Modeling and analysis of PSRR Class D amplifier [C] // IEEE Int Symp Circ Syst. Kos, Greece. 2006: 1382-1385.
  • 5F(X)NG H C, TAN M T. An analysis of THD in Class D amplifier [C] // IEEE Asia Pacific Conf Circ Syst. Singapore. 2006: 724-727.
  • 6YAN W X, ZIMMERMANN H. Continuous-time common-mode feedback circuit for high-speed switched-capacitor networks[J]. IEEE J Sol Sta Cite, 2008, 40(8): 1160-1167.
  • 7LIU Z H, BIAN C, WANG Z H, et al. Full custom design of a two-stage fully differential CMOS amplifier with high unity-gain bandwidth and large dynamic range at output [C] // 48th Midwest Symp Cire Syst. Covington, KY, USA. 2005: 984-987.
  • 8GRAY P R, HURST P J, LEWIS S H, et al. Analysis and design of analog integrated circuits [M].北京:高等教育出版社,2005:752771.
  • 9Aloisi W, Palumbo G, Pennisi S. Design methodology of Miller frequency compensation with current buffer/ amplifier [J]. lET Circuits Devices and Systems, 2008, 2(2): 227-233.
  • 10王传峰,李东海,姜学智.基于概率鲁棒的PID控制器设计方法研究[J].中国电机工程学报,2007,27(32):92-97. 被引量:4

引证文献4

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部