2IDEA and AES,two cryptographic algorithms implemented using partial and dynamic reconfiguration[ J ]. Microelectronics Journal,2009, 40(11) :1 032-1 040.
3ZIMMERMANN R. Efficient VLSI Implementation of Modulo(2n + 1 ) Addition and Multiplication[ C ] //Morlar G. proceeding of the 14^th IEEE Symposium on Computer Arithmetic. Adelaide Australia: [ s. n. ] ,1999:158 - 167.
4BEUCHAT J L. Modular Multiplication for FPGA Implementation of the IDEA Block Cipher[ C ]// M. Dworkin. V. Curiger. Proceedings of the Application-Specific Systems, Architectures, and Processors. Lyon: E. Mosanya ,2003 : 875-896.
5KAIHARA M E,TAKAGI N. A VLSI Algorithm for Modular Multiplication/Division [ C ]// LIPMMA H, ROGAWAY P. proc. 16^th IEEE symp. Computer Arithmetic. Kingston, Canada: E. Caspi, 2003 : 220- 227.
6NABIL H. Design and Implementation of Fast Inverse Modulo (2^16 + 1) Multiplier used in IDEA Algorithm Key Schedule on FPGA. [C]//LIPMMA H, ROGAWAY P. IEEE Journal of Solid-State Circuits. 2004 : 842-846.
