期刊文献+

高速单载波超宽带系统中Rake接收机的设计 被引量:1

Design of a Rake receiver for high speed single carrier ultra-wideband systems
下载PDF
导出
摘要 针对长多径时延扩展环境下的直接序列扩频单载波超宽带系统,提出了一种全数字Rake接收机的分级实现的设计方法。该设计方法利用两级移位寄存器和两级多路选择器实现Rake接收机的多径分离部分。与传统的Rake接收机设计相比,此文提出的等效方案可以有效地降低硬件资源消耗,避免布线拥塞,适合于采用现场可编程门阵列(FPGA)和专用集成电路(ASIC)实现。而且,该设计可以在传输过程中灵活选择多径分量以满足跟踪定时偏差的要求。此外,还给出了基于SMIC 0.18μm CMOS工艺下的超宽带接收机版图。 A two-stage digital Rake receiver design is presented for direct-sequence spreading based single carrier ultra-wideband (SC-UWB) systems in scenarios of long channel delay spread. In this design, two stages of shift registers and two stages of multiplexers are employed for multipath separation. Compared with the conventional design, the proposed scheme obtains the same performance but reduces the hardware resource consumption significantly and avoids routing congestion in high speed UWB systems, so it is suitable for implementation of the Rake receiver using FPGA and ASIC. Moreover, the presented Rake receiver can change the selection of muhipath components flexibly to track the timing jitter in transmission. The layout of the UWB receiver based on the SMIC 0.18μm CMOS technology is also given.
出处 《高技术通讯》 EI CAS CSCD 北大核心 2010年第9期950-954,共5页 Chinese High Technology Letters
基金 863计划(2007AA01Z2B3) 国家自然科学基金(60928001)资助项目
关键词 超宽带 RAKE接收机 布线拥塞 现场可编程门阵列(FPGA) 专用集成电路 (ASIC) uhra-wideband, Rake receiver, routing congestion, field programmable gate array (FPGA), application specific integrated circuit (ASIC)
  • 相关文献

参考文献13

  • 1Yang L Q,Giannakis G B.Ultra-wideband communications:an idea whose time has come.IEEE Signal Processing Magazine,2004,21(6):26-54.
  • 2IEEE P802.15-03/268r3.Multi-band OFDM Physical Layer Proposal for IEEE 802.15 Task Group 3a.New York:IEEE 802.15.SG3a,2004.
  • 3Cossioli D,Win M Z,Vatalaro F,et al.Low complexity Rake receivers in ultra-wideband channels.IEEE Transactions on Wireless Communications,2007,6(4):1265-1275.
  • 4Choi J D,Stack W E.Performance of ultra-wideband communications with suboptimal receivers in multipath channels.IEEE Journal on Selected Areas in Communications,2002,20(9):1754-1766.
  • 5全源源,王沛,何洪路,袁晓兵,朱明华.无线传感网低功耗Rake接收机VLSI设计与实现[J].电子与信息学报,2008,30(8):2017-2020. 被引量:3
  • 6Harju L,Kuulusa M,Nurmi J.A flexible Rake receiver architecture for WCDMA mobile terminals.In:Proceedings of the 3rd Signal Processing Workshop on Signal Processing Advances in Wireless Communications,Taoyuan,Taiwan,2001.9-12.
  • 7IEEE P802.15-02/368r5-SG3a.Channel Modeling Sub-Committee Final Report.New York:IEEE 802.15.SG3a,2002.
  • 8Foerster J R.The effect of multipath interference on the performance of UWB system in an indoor wireless channel.In:Proceedings of the IEEE Spring Vehicular Technology Conference,Rhodes,Greece,2001.1176-1180.
  • 9Sum C S,Rahman M A,Sasaki S,et al.Impact of timing jitter in Rake reception of DS-UWB signals over AWGN and multipath environment.In:Proceedings of the IEEE International Conference on Wireless Networks,Communications and Mobile Computing,Mawii,Hawaii,2005.1225-1230.
  • 10张家琦,张建良,肖振宇等.一种定时同步方法及系统.中国专利,CN101340231A.2009-01-07.

二级参考文献5

  • 1吴启晖,陈玉,赵春明.码片均衡导频抵消Rake联合接收[J].电子与信息学报,2005,27(3):380-383. 被引量:1
  • 2Sohrabi K, Manriquez B, and Pottie G J. Near ground wideband channel measurement in 800-1000 MHz. IEEE Int. Vehicular Technology Conference, 1999: 11-24.
  • 3Lee Jhong Sam Miller Leonard E.许希斌,周世东,赵明等.CDMA系统工程手册.北京:人民邮电出版社,2001年2月.第1版:610-616.
  • 4Wu Q, Pedram M, and Wu X W. Clock-gating and its application to low power design of sequential circuits. IEEE Transactions on Circuits and Systems-Ⅰ: fundamental theory and applications, 2000, 47: 510-520.
  • 5Wolf W. Modern VLSI Design: System-on-Chip Design. Third Edition, Pearson Education, 2002: 124-145.

共引文献2

同被引文献12

  • 1GENG Chunhua, PEI Yukui, WEN Wujie, et al. ASIC Implementation of Fractionally Spaced Rake Receiver for High Data Rate UWB Systems [J]. Electronics Letters, 2011, 47(3): 215-217.
  • 2Kousa M. Enhancement of RAKE receivers forultra-wideband reception[J]. IETCommun, 2008, 2(3): 421-431.
  • 3Proakis J G. Digital Communication [M]. 4 ED. New York: McGraw-Hill, 2011.
  • 4Falconer D, Ariyavisitakul S L, Benyanim-Seeyar A, et al. Frequency domain equalization for single-carrier broadband wireless systems [J]. IEEE Commun Mag, 2002, 40(4) 58-66.
  • 5Moridi S, Sari H. Analysis of decision-feedback carrier recovery loops with application to 16 QAM digital radio systems [C]//ICC confRec. Boston: IEEE, 1983: 671-675.
  • 6Hung K C, Lin D W. Joint carrier recovery and multimodulus blinddeeision-feedbaek equalization under high-order QAM [C]//Global Telecommunications Conference. NJ, USA: IEEE, 2004:2281-2285.
  • 7Stark A, Raphaeli D. Combining decision-feedback equalization and carrier recovery for two-dimensional signal constellations [J]. IEEE Trans on Commun, 2007, 55(10): 2012-2021.
  • 8Parhi K K. VLSI Digital Singal Processing Systems: Design and Implementation[M]. New Jersey, USA: John Wiley Sons, 1999.
  • 9Moridi S, Sari H. Analysis of four decision-feedback carrier recovery loops in the presence of intersymbol interference[J]. IEEE Trans on Commun, 1985, 33(6) : 543 - 550.
  • 10IEEE P802.15-02/368r5 SG3a. Channel Modeling Sub Committee Final Report [S]. New York: IEEE 802.15. SG3a, 2002.

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部