期刊文献+

多核软件的几个关键问题及其研究进展 被引量:17

Some Key Issues and Their Research Progress in Multicore Software
下载PDF
导出
摘要 提高应用程序开发产能同时获得并行性能收益是多核大众化并行计算研究的核心目标.采用应用驱动和自顶向下的研究思想着重综述了影响该目标的三个关键问题.首先,对当前的多核应用驱动研究做了比较,并对多核应用研究现状做了综述.其次,对当前的多核编程模型在产能编程和性能使能编程方面的研究思想做了比较研究.然后,综述了多核算法以及多核计算模型的研究现状.最后分析了多核软件未来的研究问题. The core goal of universal parallel computing research is to improve application development productivity as well as required parallel performance gains in multicore systems.Aimed at the goal,this work focuses on surveying three key issues with a fresh application-driven and top-down approach.Firstly,a comparison of application-driven research approaches is made and an overview of researches on multicore applications is performed.Secondly,a comparison of research ideas for productivity programming and performance-enabled programming in new multicore programming models is made.Thirdly,a review of researches on algorithms and computational models for multicore systems is presented.Lastly,issues in multicore software to be further studied are discussed.
出处 《电子学报》 EI CAS CSCD 北大核心 2010年第9期2140-2146,共7页 Acta Electronica Sinica
基金 国家重点基础研究发展规划(973计划)项目(No.2005CB321904) 国家自然科学基金(No.60873256) 河北省科学研究计划项目(No.2007492)
关键词 大众化/通用并行计算 多核软件 产能收益 性能收益 universal parallel computing multicore software productivity gains performance gains
  • 相关文献

参考文献34

  • 1G L Chen,et al.Study on parallel computing[J],J Comput Sci& Technol,2006,21(5):065-673.
  • 2NERSC.2006 NERSC Annual Report[R].Berkeley:NERSC,2007.
  • 3J L Hennessy,et al.Computer Architecture:A Quantitative Approach[M].San Francisco:Morgan Kaufmann Publishers,2007.
  • 4K Asanovic,et al.The Parallel Computing Laboratory at U.C.Berkeley:A Research Agenda Based on the Berkeley View[R].Berkeley:UCB,2008.
  • 5S V Adve,et al.Parallel Computing Research at Illinois:The UPCRC Agenda[R].Illinois:UIUC,2008.
  • 6K Asanovic,et al.The Landscape of Parallel Computing Research:A View from Berkeley[R].Berkeley:UCB,2006.
  • 7O Villa,et al.Challenges in mapping graph exploration algorithras on advanced multi-core processors[A].Proc IEEE IPDPS'07[C].Washington:IEEE CS Press,2007.1-10.
  • 8W Lu,et al.Parallel XML processing by work stealing[A].Proc ACM HPDC'07[C].New York:ACM Press,2007.31-38.
  • 9A El-Mahdy,et al.An efficient load-balancing algorithm for image processing applications on multicore processors[A].Proc1st ACM IFMT[C].New York:ACM Press,2008.1-5.
  • 10G E Blelloch,et al.Provably good multicore cache performance for divide-and-conquer algorithins[A].Proc 19th ACM-SIAM SODA[C].New York:ACM Press,2008.501-510.

二级参考文献11

  • 1M Herlihy, J Eliot, B Moss. Transactional memory:Architectural support for lock-flee data structures[A]. Proceedings of the 20th International Symposium on Computer Architecture[C]. San Diego: IEEE Computer Society, 1993.289- 300.
  • 2L Hammond, V Wong, M Chen, et al. Transactional memory coherence and consistency[A]. Proceedings of the 31th International Symposium on Computer Architecture Proceedings[C]. Munich: IEEE Computer Society, 2004. 102 - 113.
  • 3C S Ananian, K Asanovic, BC Kuszmaul, et al. Unbounded transactional memory[ J] .IEEE Micro, 2006,26(1) :59 - 69.
  • 4R Rajwar, J R Goodman. Transactional lock-free execution of lock-based programs[J]. ACM Operating Systems Review, 2(]02,36(5) :5 - 17.
  • 5K E Moore, J Bobba, M J Moravan, et al. LogTM: Log-based transactional memory[ A]. Proceedings of the 12th International Symposium on High-Performance Computer Architecture[ C ]. Austin: IEEE Computer Society, 2006. 258 - 269.
  • 6N Shavit, D Touitou. Software transactional memory[A]. Proceedings of the 14th Annual ACM Symposium on Principles of Distributed Computing[ C ]. Ottawa: ACM Press, 1995. 204 - 213.
  • 7B Saha, A Tabatabai, R L Hudson, et al. McRT-STM:A high performance software transactional memory system for a multicore runtime [ A]. Proceedings of the 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming [C]. New York: ACM, 2006.187 - 197.
  • 8A Tabatabai, B. T Lewis, V Menon, et al. Compiler and runtime support for efficient software transactional memory [A ]. Proceedings of 2006 ACM SIGPLAN Conference on Programming Language Design and Implementation [ C ]. Ottawa: ACM, 2006.26 - 37.
  • 9T Harris, S Marlow, S P Jones, et al. Composable memory la'ansactions[ A]. Proceedings of 2005 ACM SIGPLAN Symposium on Principles and Practise of Parallel Programming[ C]. Chicago: ACM, 2005.48 - 60.
  • 10R Rajwar,M Herlihy, K Lai. Virtualizing transactional memory[A]. Proceedings of the 32th International Symposium on Computer Architecture [C]. Madison: IEEE. Computer Society, 2005.494 - 505.

共引文献2

同被引文献138

  • 1蔡晓龙,穆向阳,高炜欣,魏巍.基于PSO-SVM的焊缝缺陷X射线检测[J].焊接技术,2013,42(10):57-60. 被引量:6
  • 2孔德岐,李亚晖,郭鹏.高可靠嵌入式计算机系统的发展[J].通信学报,2013,34(S1):170-175. 被引量:9
  • 3蹇清平,艾志久,张勇,杨赟达.基于支持向量机的油管内外表面缺陷识别方法[J].机械科学与技术,2015,34(1):118-123. 被引量:9
  • 4杜耀刚,蔡安妮.DCT域视频转码技术综述[J].电子学报,2005,33(9):1644-1650. 被引量:4
  • 5Dov Bulka[美].提高C++性能的编程技术[M].左飞,译.电子工业出版社,2011.
  • 6Roberts[美].多核程序设计技术[M].李宝峰,译.电子工业出版社,2007.
  • 7CHOI D W. Parallel scrambling techniques for digital multi- plexers [J]. ATILT Technical Journal, 1986, 65: 123-136.
  • 8LEE S H, LEE P J. Integrated parallel scrambler design for high-speed transmission systems [C]// IEEE International Symposium on Circuits and Systems. Espoo, Finland: IEEE, 19881 361-364.
  • 9LIN C H, CHEN C N, WANG Y J. et al. Parallel scram- bler for high-speed applications [J]. IEEE Transactions onCircuits and Systems II: Express Briefs, 2006, 53:558-562.
  • 10CHEN J W, LIN H C, TANG Y C. Efficient high throughput architectures for high-speed parallel scramblers [C]// Proceedings of 2010 IEEE International Symposium on Circuits and Systems. Paris, France: IEEE, 2010: 441- 444.

引证文献17

二级引证文献45

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部