期刊文献+

围栅金属氧化物半导体场效应管电流模型 被引量:2

A Current Model for Surrounding Gate Metal-Oxide-Semiconductor Field-Effect Transistor
下载PDF
导出
摘要 针对深亚微米级围栅金属氧化物半导体场效应管(MOSFET)处于堆积或反型时自由载流子对表面势影响显著的问题,提出了一种全耗尽圆柱形围栅MOSFET表面势和电流解析模型.考虑耗尽电荷和自由载流子的影响,采用逐次沟道近似法求解电势泊松方程,得到围栅MOSFET从堆积到耗尽,再到强反型的表面势模型,最后通过源漏两端的表面势得到了围栅器件从线性区到饱和区的连续电流模型,并利用器件数值仿真软件Sentaurus对表面势和电流模型进行了验证.研究结果表明,表面势在堆积区和强反型区分别趋于饱和,在耗尽区和弱反型区随栅压的增加而增加,同时漏压的增加将使得沟道夹断,此时表面势保持不变.增加掺杂浓度导致平带所需的负偏压变大,表面势增加.与现有的阈值电压模型相比,该模型的精确度提高了16%以上. A drain current model for the full depletion cylindrical gate metal-oxide-semiconductor field-effect transistor(MOSFET)is proposed to address the issue that free carrier has a significant impact on surface potential when deep submicron MOSFET is in the accumulation or inversion region.Accounting for the effects of depletion charge and free carrier,the potential Poisson's equation is solved using the gradual channel approximation to get the analytical model of surface potential which is valid from the accumulation region to depletion region,and to inversion region.The continuous current model from linear region to saturation of cylindrical gate MOSFET is obtained from the surface potentials of source and drain.The surface potential and current model are verified by the device simulation software Sentaurus.The results show that the surface potentials in the accumulation and strong inversion regions tend to be saturated respectively,while the surface potentials in the depletion and weak inversion regions increase as the gate voltage increases.As the drain voltage increases,the channel is pinched-off which leads to the invariability of surface potential.The increase of channel doping density causes both rising the negative bias voltage needed by flat voltage and increasing the surface potential.Comparisons with the threshold-based models show that the precision of the proposed analytical model improves by more than 16%.
出处 《西安交通大学学报》 EI CAS CSCD 北大核心 2010年第10期57-61,共5页 Journal of Xi'an Jiaotong University
基金 国家自然科学基金资助项目(10771168) 陕西省科技计划资助项目(SJ08-ZT13) 西安应用材料创新基金资助项目(XA-AM-201008)
关键词 围栅 载流子 表面势 漏电流 cylindrical gate carrier surface potential drain current
  • 相关文献

参考文献11

  • 1YANG B,BUDDHARAJU K D,TEO S H,et al.Vertical silicon-nanowire formation and gate-all-around MOSFET[J].IEEE Electron Devices Letters,2008,29(7):791-794.
  • 2LIU Feng,HE Jin,ZHANG Lining,et al.A chargebased model for long-charidel cylindrical surroundinggate MOSFETs from intrinsic channel to heavily doped body[J].IEEE Transactions on Electron Devices,2008,55(8):2187-2194.
  • 3CHO H J,PLUMMER J D.Modeling of surrounding gate MOSFETs with bulk trap states[J].IEEE Transactions on Electron Devices,2007,54(1):166-169.
  • 4YU Bo,LU Wenyuan,LU Huaxin,et al.Analytic cbarge model for surrounding-gate MOSFETs[J].IEEE Transactions on Electron Devices,2007,54(3):492-496.
  • 5GILDENBLAT G,WANG Hailing,CHEN Ten-Lon,et al.SP:an advanced surface-potential-based compact MOSFET model[J].IEEE Solid-State Circuits,2004,39(9):1394-1406.
  • 6CHEN Tsung-Hao,TSAI J L,KARNIK T,et al.HiSIM:hierarchical interconnect-centric circuit simulator[C]//Proceedings of IEEE/ACM International Conference on Computer-Aided Design.New York,USA:ACM,2004:489-496.
  • 7VAN LANGEVELDE R,GILDENBLAT G.An advanced surface-potential-based MOSFET model[M].Berlin,Germany:Springer,2006:29-66.
  • 8HE Jin,ZHANG Jian,ZHANG Lining,et al.A surface potential-based non-charge-sheet core model for undoped surrounding-gate MOSFETs[J/OL].Journal of Semiconductors,2009,30(2):024001-4.[2009-11-19].http;//www.jos.ac.cn/new_cn/ch/common/view_abstact.aspx?file_no=08052002&flag=1.
  • 9JIMENEZ D,SUNE J,MARSAL L F,et al.Continuous analytic Ⅰ-Ⅴ model for surrounding-gate MOSFETs[J].IEEE Electron Devices Letters,2004,25(8):571-573.
  • 10TSIVIDIS Y P.Operation and modeling of the MOS transistor[M].New York,USA:McGraw-Hill,1999:131-140.

同被引文献17

  • 1甘学温,黄如,刘晓彦等.纳米CMOS器件[M].北京:科学出版社,2004.
  • 2OH S H, MONROE D, HERGENROTHER J M. Ana- lytic description of short-channel effects in fully-deple- ted double-gate and cylindrical surrounding-gate MOS- FETs [-J]. IEEE Electron Device Letters, 2000, 21 (9) : 445-447.
  • 3BORLI H, KOLBERG S, FJELDLY T, et al. Precise modeling framework for short-channel double-gate and gate-all-around MOSFETs [J]. IEEE Transactions on Electron Devices, 2008, 55(10): 2678-2686.
  • 4YANG B, BUDDHARAJU K D, TEO S H, et al. Vertical silicon-nanowire formation and gate-all-around MOSFET [J-]. IEEE Electron Device Letters, 2008, 29(7) : 791-794.
  • 5LONG Wei, OU H, KUO J M, et al. Dual-material gate (DMG) field effect transistor [-J]. IEEE Transac- tions on Electron Devices, 1999, 46(5): 865-870.
  • 6CHIANG T K. A new two-dimensional threshold volt- age model for cylindrical fully-depleted surrounding- gate (SG) MOSFET [J]. Microelectronics Reliability, 2007, 47(2/3) : 379-383.
  • 7GOEL K, SAXENA M, GUPTA M, et al. Two-dimen- sional analytical threshold voltage model for DMG Epi- MOSFET [J]. IEEE Transactions on Electron De- vices, 2005, 52(1): 23-29.
  • 8CHIANG T K. A new compact subthreshold behavior model for dual-material surrounding gate (DMSG)MOSFETs [J]. Solid-State Electronics, 2009, 53(5): 490-496.
  • 9王阳元,张兴,刘晓彦,康晋锋,黄如.32nm及其以下技术节点CMOS技术中的新工艺及新结构器件[J].中国科学(E辑),2008,38(6):921-932. 被引量:13
  • 10李尊朝.Dual-Material Surrounding-Gate Metal-Oxide-Semiconductor Field Effect Transistors with Asymmetric Halo[J].Chinese Physics Letters,2009,26(1):356-359. 被引量:1

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部