期刊文献+

深亚微米多层互连的温度分布特性分析

Temperature characteristic analysis of multilevel interconnects in DSM
下载PDF
导出
摘要 本文从热扩散方程出发,推导了简单互连的温度分布解析表达式,采用65nm工艺参数,详细讨论了热扩散长度和介质层厚度对互连温度分布的影响;进一步给出了复杂多层互连的温度分布解析表达式并用于其特性模拟,结果显示全局互连的温升远大于半全局互连和局部互连的温升。 In this paper, temperature distribution of simple interconnect is first derived based on the heat diffusion equation. Adopting parameters for 65nm process, the impacts of heat diffusion length and ILD thickness on temperature distribution are also discussed in detail. Then, the compact temperature distribution model of multilevel interconnects is derived and used for simulation. Results show that the temperature rise of global interconnects is quite larger comparing to the semiglobal and local interconnects.
出处 《电路与系统学报》 CSCD 北大核心 2010年第5期41-45,共5页 Journal of Circuits and Systems
基金 国家自然科学基金(60606006) 国家杰出青年基金(60725415) 西安电子科技大学基本科研业务费资助项目
关键词 多层互连 温度分布 热扩散长度 深亚微米 multilevel interconnects temperature distribution heat diffusion length deep submicron meter
  • 相关文献

参考文献11

  • 1N Magen, A Kolodny, U Weiser, N Shamir. Interconnect Power Dissipation in a Microprocessor [A], International Workshop on System-Level Interconnect Prediction [C]. Paris. France, 2004.7-13.
  • 2P Saxena, N Menezes, P Cocchini, D A Kirkpatrick. Repeater Scaling and Its Impact on CAD [J]. IEEE Trans. CAD, 2004, 23(4): 451-462.
  • 3K Banerjee, A Mehrotra. Global (Interconnect) Warming [J]. IEEE Circuits Devices Mag., 2001, 17(5): 16-32.
  • 4S Ira, K Banerjee. Full Chip Thermal Analysis of Planar (2-D) and Vertical Integrated (3-D) High Performance Ics [A]. International Electron Devices Meeting [C]. San Francisco, CA, USA. 2000. 727-730.
  • 5A H Ajami, K Banerjee, M Pedram. Modeling and Analysis of Nonuniform Substrate Temperature Effects on Global ULSI Interconnect [J]. IEEE Trans. CAD, 2005, 24(6): 849-861.
  • 6Y K Cheng, C Tsai, C Teng, S Kang. Electrothermal Analysis of VLSI Systems [M]. Kluwer Academic Publishers. 2000.
  • 7T Y Chiang, B Shieh, K C.Saraswat. Impact of Joule Heating on Scaling of Deep Sub-Micron Cu/Low-k Interconnects [A]. Proc. Symp. VLSI Technol [C]. Honolulu, HI, USA.2002.38-39.
  • 8K Banerjee, S C Lin, A. Keshavarzi, S. Narendra, and V. De. A Self-Consistent Junction Temperature Estimation Methodology for N'anometer Scale ICs with Implications for Performance and Thermalmanagement [A]. International Electron Devices Meeting [C]. Washington D.C USA. 2003. 887-890.
  • 9A Josep, R Antonio. Thermal Testing of Integrated Circuits [M]. Kluwer Academic Publishers. 2002.
  • 10ITRS [OL]. http://www.itrs.net/statistics.html. 2005.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部