期刊文献+

适用于Turbo码并行译码的无冲突交织器 被引量:1

Collision-free interleaver applied to parallel decoding Turbo codes
下载PDF
导出
摘要 为了提高无冲突Turbo码并行译码的性能,提出了一种无冲突交织器的设计方法,通过把外信息写入一个矩阵,再对该矩阵的行和列进行S-random交织。仿真表明,该方法的距离谱与全随机交织器接近,误码率相对于同等复杂度算法的无冲突交织器有所改善,且随着帧长的增加,误码率改善越明显。因此,该方法改善了无冲突Turbo码并行译码的性能。 To improve the decoding performance of Parallel Decoding Turbo Codes (PDTC), a memory collision-free interleaver to avoid the data collision was proposed. The information was written into a matrix first, and then S-random interleaving was done on its rows and columns. The simulation shows the distances spectrum of this interleaver is close to the full random interleaver, the bit error rate performance of PDTC is better than other interleavers which have the same algorithm complexity, and with the increase of the length frame, the improved result is more obvious. Hence this design has outstanding performances in PDTC.
出处 《计算机应用》 CSCD 北大核心 2010年第11期3118-3120,3129,共4页 journal of Computer Applications
基金 重庆市自然科学基金资助项目(2008BB2168)
关键词 TURBO码 交织器 并行译码 无冲突 S-random Turbo code interleaver parallel decoding collision free S-random
  • 相关文献

参考文献8

  • 1NIMBALKER A, BLANKENSHIP T K, CLASSON B, et al. Contention-free interleavers for high-throughput Turbo decoding [ J]. IEEE Transactions on Communications, 2008, 56(8) : 1258 - 1267.
  • 2TARABLE A, BENEDETTO S. Mapping interleaving laws to parallel Turbo decoder architectures [ J]. IEEE Communications Letters,2004, 8(3):162 - 164.
  • 3DOBKIN R, PELEG M, GINOSAR R, et al. Parallel interleaver design and VLSI architecture for low-latency MAP Turbo decoder [ J]. IEEE Transactions on Very Large Scale Integration (VLSI) systems, 2005, 13(04): 427-438.
  • 4SUN J, TAKESHITA O Y. Interleavers for Turbo codes using permutation polynomials over integer rings [ J]. IEEE Transactions on Information Theory, 2005, 51 ( 1 ) : 101 - 119.
  • 5GIULIETTI A, der PERRE L C, STRUM M. Parallel Turbo coding interleavers: Avoiding collisions in accesses to storage elements [ J]. Electronic Letters, 2002, 28(38) : 4 - 6.
  • 6郑银香,张秀军,赵明,周世东.一种适合于并行译码的Turbo交织器的设计[J].微计算机信息,2006(11Z):195-197. 被引量:2
  • 7GAZI O, YILMAZ A. Collision free row s-random interleaver [ J]. Communications Letters, 2009, 13(4) : 257 -259.
  • 8黄卉,王辉.高速并行Turbo译码中的交织器技术研究[J].通信技术,2008,41(6):83-85. 被引量:7

二级参考文献16

  • 1唐冬明,刘玉君,王天宇.基于Turbo码的信息隐藏技术的研究[J].微计算机信息,2005,21(09X):132-134. 被引量:4
  • 2Berrou C, Glavieux A, Thitimajshima P. Near Shannon limit error-correcting coding and decoding: Turbo-codes (1), In Proc. ICC'93[C].Geneva, May 1993: 1064-1070.
  • 3Hsu J, Wang C. A parallel decoding scheme for turbo codes[J]. IEEE int. Conf. On Circuits and Systems (ISCAS'98), Monterey, 1998,4:445-448.
  • 4Seokhyun Yoon, Yeheskel Bar-Ness. k Parallel MAP Algorithm for Low Latency Turbo Decoding[J]. IEEE Commun. Letters, 2002, 6 (07) : 288-290.
  • 5Nimbalker A, Blankcnship T K, Classon B, et al. Contention-free interleavers[C].in Proc. 2004 IEEE International Symposium on Information Theory, Chicago, IL, 2004:54.
  • 6Jaeyoung Kwak, Kwyro Lee. Design of dividable interleaver for parallel decoding in codes[J].Electronics Letters, 2002,38 (22):1362-1364.
  • 7Tarable A, Benedetto S. Mapping interleaving laws to parallel turbo decoder architectures[J].IEEE Communications Letters, 2004, 8(31): 162-164.
  • 8Rostislav Dobkin, Michael Peleg, Ran Ginosar. Parallel Interleaver Design and VLSI Architecture for Low-Latency MAP Turbo Decoder[J].TEEE Transactions on Very Large Scale Integration(VLSI) systems, 2005,13(04): 427-438.
  • 9Sun J, Takeshita O Y. Interleavers for Turbo codes using permutation Dolynomials over integer rings[J]. IEEE Trans. On Inform. Theory, 2005,51(01):101-119.
  • 10Takeshita O Y. On Maximum Contention-Free Interleavers and Permutation Polynomials over Integer Rings [J]. IEEE Trans. on Inform. Theory. 2006, 52 (03) : 1249-1253.

共引文献6

同被引文献6

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部