2FIPS Publication 197. Advanced Encryption Standard (AES) [S].
3K. Gaj and P. Chodowiec. Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware. The Third Advanced Encryption Standard (AES3) Candidate Conference. 4, 2000.
4Shuenn-Shyang Wang, Wan-Sheng Ni. An Efficient FPGA Implementation of Advanced Encryption Standard Algorithm. Circuits and Systems. 2004.
5Kimmo U, Jarvinen, Matti Tommiska, Jorma Skytta (bib). Afully pipelined memoryless 17.8 Gbps AES-128 encryptor. FPGA 2003.2, 2003.
6Muhammad H.Rais and Syed M. Qasim. A Novel FPGA Implementation of AES-128 Using Reduced Residue of Prime Numbers Based S-Box. IJCSNS International Journal of Computer Science and Network Security. 9, 2009.
