期刊文献+

芯片中跨时钟域的数据传输的解决方法 被引量:3

The solution of data transmission through different clock fields
下载PDF
导出
摘要 文章针对大规模集成电路设计中所遇到的跨时钟域的数据传输这一问题,根据多年工作积累总结的解决方案,并对其中几种常用方法进行了分析,提出了各自的优缺点和适用范围。这对科研和工程应用方面有一定的参考意义。 According to the accumulation of years of work,this paper analyzed some frequently-used solutions in view of the data transmission through different clock fields,and proposed respective merits and drawbacks and the scope of application.It has some reference significance to the scientific research and the engineering application.
出处 《企业技术开发》 2010年第8期4-5,16,共3页 Technological Development of Enterprise
关键词 大规模集成电路 时钟域 数据传输 large scale integrated circuit clock field data transmission
  • 相关文献

参考文献3

二级参考文献7

  • 1[1]David A.Hodges,Horace G.Jackson,Resve A.Saleh.Analysis and Design of Digital Integrated Circuits in Deep Submicron Technology(Third Edition)[M].北京:清华大学出版社,2004.8
  • 2[2]张雅绮,李锵译.Verilog HDL高级数字设计[M].北京:电子工业出版社,2005.1.
  • 3[3]Clifford E.Cummings,"Simulation and Synthesis Techniques for Asynchronous FIFO Design," SNUG 2002(SynopsysUsers Group Conference,San Jose,CA,2002)User Papers,March 2002,Section TB2,2nd paper:5-12.
  • 4[4]Clifford E.Cummings,"Synthesis and Scripting Techniques for Designing Multi-Asynchronous Clock Designs," SNUG200 1(Synopsys Users Group Confer ence,San Jose,CA,2001) User Papers,March 2001,Section MC1,3rd paper:6-9.
  • 5Crews M, Yong Y. Practical design for transferring signals between clock domains [J]. EDN, 2002, 48 (4) :65.
  • 6Cummings C E. Synthesis and scripting techniques for designing multi-asynchronous clock designs[EB/OL]. http: // www. sunburst-design. com/papers,SNUG Conference 2001.
  • 7Cummings C E. Simulation and synthesis techniques for asynchronous FIFO design with asynchronous pointer comparisons [EB/OL]. http: //www. sunburst-design. com/papers ,SNUG Conference 2002.

共引文献18

同被引文献16

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部