期刊文献+

适用于像素CZT辐射探测器ROIC的高精度S/H电路(英文) 被引量:1

A High Accuracy S/H Circuit for ROIC of Pixel CZT Radiation Detector
下载PDF
导出
摘要 为了提高像素CZT辐射探测器读出电路的精度,用Cadence的Spectre工具基于GSMC0.18μm工艺模型模拟仿真,设计了一种适用于像素CZT辐射探测器读出电路的高精度双相采样保持电路。首先,用两个电流脉冲信号源建立了前置放大器的输出信号模型,它包括高频噪声和幅度为0.28mV有用信号。然后,设计了一个用于高精度采样保持电路的高性能运算放大器。经过模拟仿真得到其共模输入范围为0.6~1.4V,直流增益为74~80dB,相位裕度大于60°。最后完成了高精度双相采样保持电路的设计,仿真结果显示它能很好的跟随输入信号的形状并且能在信号幅度达到相对误差为0.35%的采样保持精度。 In order to improve the accuracy of ROIC (readout integrated circuit) of pixel CZT (cadmium zinc telluride) radiation detector, A high accuracy S/H circuit (sample and hold circuit) for ROIC of pixel CZT radiation detector was designed and simulated with spectre of cadence based on the model of GSMC0.18 μm. Firstly, a signal activated from preamplifier has been modeled with two current pulse signal sources. It is doped with high-frequency noise and the magnitude of the useful signal is 0.28 mV. Secondly, a performance OPAMP (operational amplifier) that is used in the S/H circuit is designed and simulated. The range of its common input is 0.6~1.4 V, and its DC Gain is 74~80 dB while its Phase Merge is more than 60°. Finally, designed a high accuracy double-phase S/H circuit, which can follow the wave of the input signal very well, and maintain its magnitude precisely with a relative error of 0.35%.
出处 《传感技术学报》 CAS CSCD 北大核心 2010年第9期1261-1265,共5页 Chinese Journal of Sensors and Actuators
基金 NSAF Associated Foundation of China(10876096)
关键词 像素CZT探测器 读出电路 运放 采样保持电路 Pixel CZT detector ROIC OPAMP S/H circuit
  • 相关文献

参考文献7

二级参考文献49

  • 1宋志平,洪津,乔延利,李文涛.新型ADC在便携式太阳辐射计中的应用[J].微计算机信息,2008(2):280-281. 被引量:1
  • 2程胜勇,刘暾东.CS5534型A/D转换器及其在高精度模拟量采集卡中的应用[J].微计算机信息,2006(04Z):232-233. 被引量:3
  • 3LU Y. Design of high-speed SiC, e HBT circuits for wideband transceivers [D]. PhD's Dissertation, Georgia Institute of Technology, 2007 : 44-59.
  • 4BAUMHEINRICH T, PREGARDIER B, LANGMANN U. A 1-G samplc/s 10-b full nyquist silicon bipolar track & hold IC[J]. IEEE J of SSC, 1997,32 (12) : 1951-1960.
  • 5VORENKAMP P, VERDAASDONK J P M. Fully bipolar, 120-M sample/s 10-b track-and-hold circuit[J]. IEEE J of SSC, 1992, 27 (7) : 988-992.
  • 6FIOCCHI C, GATYI U, MALOBERTI F. Design issues on highspeed high-resolution track-and-holds in BiCMOS technology[ C] //IEE Proc of Circuits Devices Systems. Pavia, Italy, 2000:100- 106.
  • 7SMOLA D, PLOEG H, VERTREGT M, et al. An 8-bit, 4-G sample/s track-and-hold in a 67 GHz fT SiGe BiCMOS technology [ C ] //Proc of ESSCIRC. Montreaux, Switzerland, 2006:408-411.
  • 8BOROKHOVYCH Y, GUSTAT H, TILLACK B, et al. A lowpower, 10 Gs/s track-and-hold amplifier in SiC, e BiCMOS technology [ C ] //Proc of ESSCIRC. Grenoble, France, 2005 : 263-266.
  • 9Dessouky M, Kaiser A. Input switch configuration for rail-to-rail operation of switched opamp circuits.Electron Lett, 1999, 35(1): 8
  • 10Mikko Waltari. Circuit Techniques For Low-voltage And Highspeed A/D Converters.Helsinki University of Technology, Electronic Circuit Design Laboratory, Report 33, Espoo 2002.

共引文献4

同被引文献9

引证文献1

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部