期刊文献+

一种嵌入式系统的看门狗电路设计 被引量:4

The Research and Implementation of a Watchdog Circuit
下载PDF
导出
摘要 根据嵌入式系统的具体应用特点,应用常规看门狗芯片设计了一种看门狗电路,在微处理器进入休眠低功耗、烧写编程、远程升级维护等模式时,看门狗功能被临时屏蔽,从而保障了这些模式的正常运行。该电路已应用在实际系统中,应用效果证明了设计的有效性。 Details of a watchdog circuit are presented.The watchdog circuit is designed based on conventional watchdog Details of a watchdog circuit are presented.The watchdog circuit is designed based on conventional watchdog IC and according to the actual circumstance.It is helpful for the application in which MCU or Embeded system usually works under serveral patterns like in sleep mode.In system programm ing,and in being remotely up-dated.The function of watchdog circuit is diabled temporarily during procedure of patterns mentioned before.Its advantages have been proved while being a part of RTU for Pharos since 2008.
出处 《电子器件》 CAS 2010年第5期579-581,共3页 Chinese Journal of Electron Devices
基金 福建省自然基金项目资助(2010J01326) 省科技厅项目资助(2009H0018) 省教育厅项目资助(JA10078)
关键词 看门狗 低功耗 嵌入式系统 watchdog low power consumption embeded system
  • 相关文献

参考文献6

二级参考文献21

共引文献25

同被引文献23

  • 1刘发志,张东,杨艳,朱晓鼎.基于DM642的看门狗电路设计与应用[J].舰船电子工程,2008,28(1):120-122. 被引量:9
  • 2陈晓俊.基于CPLD的看门狗电路设计应用[J].科技风,2010(5). 被引量:1
  • 3龚中字,赵开健.看门狗电路的探讨[J].自动化与仪器仪表,2007(2):65-65. 被引量:3
  • 4Mahatme N N,Chatterjee I,Bhuva B L,et al.Analysis of Soft Error Rates in Combinational and Sequential Logic and Implications of Hardening for Advanced Technologies[C]//Reliability Physics Symposium(IBPS),2010 IEEE International.IEEE,2010:1031-1035.
  • 5Boelmann C,Weis T,Engel M,et al.Self-Stabilizing Micro Controller for Large-Scale Sensor Networks in Spite of Program Counter Corruptions Due to Soft Errors[C]//Parallel and Distributed Systems (ICPADS),2012 IEEE 18th International Conference on.IEEE,2012:506-513.
  • 6Ozturk O.Improving Chip Multiprocessor Reliability Through Code Replication[J].Computers and Electrical Engineering,2010,36(3):480-490.
  • 7Ganssle J G.The Art of Designing Embedded Systems[M].Second Edition.Newnes,2008:298.
  • 8Tosun S.Energy-and Reliability-Aware Task Scheduling onto Heterogeneous MPSoC Architectures[J].The Journal of Supercomputing,2012:1-25.
  • 9Pohronská M,Krajcovic T.FPGA Implementation of Multiple Hardware Watchdog Timers for Enhancing Real-Time Systems Security[C]//EUROCON-International Conference on Computer as a Tool(EUROCON),2011 IEEE.IEEE,2011:1-4.
  • 10El-Attar A M,Fabmy G.An Improved Watchdog Timer to Enhance Imaging System Reliability in the Presence of Soft Errors[C]//Signal Processing and Information Technology,2007 IEEE International Symposium on.IEEE,2007:1100-1104.

引证文献4

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部