期刊文献+

An asymmetrical sensing scheme for 1T1C FRAM to increase the sense margin

An asymmetrical sensing scheme for 1T1C FRAM to increase the sense margin
原文传递
导出
摘要 A novel asymmetrical current-based sensing scheme for 1T1C FRAM is proposed,in which the two input transistors are not the same size and a feedback NMOS is added at the reference side of the sense amplifier.Compared with the conventional symmetrical scheme in Ref.[8],the proposed scheme increases the sense margin of the readout current by 53.9%and decreases the sensing power consumption by 14.1%,at the cost of an additional 7.89%area of the sensing scheme.An experimental FRAM prototype utilizing the proposed asymmetrical scheme is implemented in a 0.35μm three metal process,in which the function of the prototype is verified. A novel asymmetrical current-based sensing scheme for 1T1C FRAM is proposed,in which the two input transistors are not the same size and a feedback NMOS is added at the reference side of the sense amplifier.Compared with the conventional symmetrical scheme in Ref.[8],the proposed scheme increases the sense margin of the readout current by 53.9%and decreases the sensing power consumption by 14.1%,at the cost of an additional 7.89%area of the sensing scheme.An experimental FRAM prototype utilizing the proposed asymmetrical scheme is implemented in a 0.35μm three metal process,in which the function of the prototype is verified.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2010年第11期67-71,共5页 半导体学报(英文版)
基金 Project supported by the National High Technology Research and Development Program of China(No.2009AA01Z115) the Key National Science and Technology Specific Project of China(No.2009ZX02023-1-3)
关键词 FRAM sense margin current-based sense amplifier asymmetrical FRAM; sense margin; current-based sense amplifier; asymmetrical;
  • 相关文献

参考文献10

  • 1Sheikholeslami A, Gulak P G. A survey of circuit innovations in ferroelectric random-access memories. Proc IEEE, 2000, 88:667.
  • 2Min B, Choi M, Oh S, et al. Design of 0.25 μm 2.7 V 2T2C 4 Mb asynchronous ferroelectric random access memory (FRAM) for mobile applications. Current Applied Physics, 2004, 4:1.
  • 3Eslami Y, Sheikholeslami A, Masui S, et al. Circuit implementations of the differential capacitance read scheme (DCRS) for ferroelectric random-access memories (FeRAM). IEEE J Solid- State Circuits, 2004, 39:2024.
  • 4Hirano H, Honda T, Moriwaki N, et al, 2 V/100 ns 1T/1C nonvolatile ferroelectric memory architecture with bitline-driven read scheme and non-relaxation reference cell. Symposium on VLSI Circuits, 1996:48.
  • 5Jeon B G, Choi M K, Song Y J, et al. A 0.4μm 3.3-V 1T1C 4-Mb nonvolatile ferroelectric RAM with fixed bitline reference voltage scheme and data protection circuit. IEEE J Solid-State Circuits, 2000, 35:1690.
  • 6Yamaoka K, Iwanari S, Murakuki Y, et al. A 0.9-V 1T1C SBT- based embedded nonvolatile FeRAM with a reference voltage scheme and multilayer shielded bit-line structure. IEEE J Solid- State Circuits, 2005, 40:286.
  • 7Hong Y K, Jung D J, Kang S K, et al. 130 nm-technology 0.25 μm^2 1T1C FRAM cell for SoC (system-on-a-chip)-friendly applications. Symposium on VLSI Technology, 2007:230.
  • 8Siu J W K, Eslami Y, Sheikholeslami A, et al. A current-based reference-generation scheme for 1T-1C ferroelectric random- access memories. IEEE J Solid-State Circuits, 2003, 38:541.
  • 9Salama A E, Sharroush S M, Fekry M Y. Increasing the sense margin of 1T-1C ferroelectric random-access memories. IEEE International Symposium on Circuits and Systems, 2007:2268.
  • 10Wilson D R, Meadows H B. Voltage reference for a ferroelectric 1T/1C based memory. US Patent, No. 5572459, 1996.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部