期刊文献+

基于遗传算法的片上网络低功耗映射 被引量:6

Power-aware mapping based-on genetic algorithm for Network-on-Chip
下载PDF
导出
摘要 随着片上网络(Network-on-Chip)集成度的提高,功耗逐渐成为设计的焦点.本文提出了一种在延时约束条件下,基于遗传算法的片上网络通信链路的低功耗映射算法.该算法使用数组方式编码染色体,并采用非常规码的交叉和变异运算因子.它充分利用遗传算法的群体优势,能快速有效地对通信功耗作优化.实验表明,该算法能平均减少50%左右的通信功耗. As the number of components in NoC(Network-on-Chip) increases,power becomes the focus of the design.In this paper,a low communication power mapping algorithm was proposed,which is based-on genetic algorithm and subject to latency constraint.The algorithm encodes the chromosome as an array of integers,and uses irregular crossover and mutation operations.It takes the advantage of population property of genetic algorithm to find low communication power solution efficiently.The results showed that,the proposed algorithm could effectively reduce the communication power to approximately 50% in average.
出处 《浙江大学学报(理学版)》 CAS CSCD 北大核心 2010年第6期654-656,669,共4页 Journal of Zhejiang University(Science Edition)
基金 国家自然科学基金资助项目(60720106003)
关键词 片上网络 低功耗 延时 遗传算法 Network-on-Chip(NoC) low power latency genetic algorithm
  • 相关文献

参考文献7

  • 1杨盛光,李丽,高明伦,张宇昂.面向能耗和延时的NoC映射方法[J].电子学报,2008,36(5):937-942. 被引量:46
  • 2林桦,李险峰,佟冬,程旭.保证QoS的片上网络低能耗映射与路由方法[J].计算机辅助设计与图形学学报,2008,20(4):425-431. 被引量:9
  • 3常政威,谢晓娜,桑楠,熊光泽.片上网络映射问题的改进禁忌搜索算法[J].计算机辅助设计与图形学学报,2008,20(2):155-160. 被引量:16
  • 4HU Jing-cao,,MARCULESCU R.Energy-aware map-ping for tile-based NoC architectures under perform-ance constraints. Proceedings of the 2003 Confer-ence on Asia South Pacific Design Automation . 2003
  • 5MURALI S,MICHELI G D.Bandwidth-constrainedmapping of cores onto NoC architectures. Proceed-ings of the Conference on Design,Automation and Testin Europe . 2004
  • 6Dick R P,Rhodesy D L,Wolf W.TGFF:Task Graphs for Free. Proceedings of the 6th InternationalWorkshop on Hardware/Software Codesign . 1998
  • 7Srinivasan K,Chatha K S,Konjevod G.Linearprogramming-basedtechniques for synthesis of network-on-chip architectures. IEEE Transactions on Very Large Scale Integration(VL-SI)Systems . 2006

二级参考文献49

  • 1周干民,尹勇生,胡永华,高明伦.基于蚁群优化算法的NoC映射[J].计算机工程与应用,2005,41(18):7-10. 被引量:14
  • 2高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4):461-466. 被引量:31
  • 3吴春明,陈治,姜明.蚁群算法中系统初始化及系统参数的研究[J].电子学报,2006,34(8):1530-1533. 被引量:47
  • 4张磊,李华伟,李晓维.用于片上网络的容错通信算法[J].计算机辅助设计与图形学学报,2007,19(4):508-514. 被引量:18
  • 5Bjerregaard T, Mahadevan S. A survey of research and practices of network-on-chip [J]. ACM Computing Surveys, 2006, 38 (1): 1-51
  • 6Ogras U Y, Hu J, Mareuleseu R. Key research problems in NoC design: a holistic perspective [C]//Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, Jersey City, 2005 : 69 -74
  • 7Murali S, De Micheli G. Bandwidth-constrained mapping of cores onto NoC architectures [C] //Proceedings of Design, Automation and Test in Europe Conference and Exhibition, Paris, 2004: 896- 901
  • 8Ascia G, Catania V, Palesi M. Multi-objective mapping for mesh-based NoC architectures [C] //Proceedings of the 2nd IEEE/ACM/IFIP International Conference Hardware/Software Codesign and System Synthesis, Stockholm, 2004: 182-187
  • 9Hu J, Marculescu R. Energy-aware mapping for tile-based NoC architectures under performance constraints [ C] //Proceedings of Asia South Pacific Design Automation Conference, Kitakyushu, 2003 : 233-239
  • 10Lei T, Kumar S. A two-step genetic algorithm for mapping task graphs to a network on chip architecture [C] //Proceedings of the Euromicro Symposium on Digital Systems Design, Belek, Turkey, 2003:180-187

共引文献55

同被引文献79

  • 1Sartaj S and Teofilo G. P-complete approximation problems[J]. Journal of Association for Computing Machinery, 1976, 23(3): 555-565.
  • 2Morgan A A, Elmiligi H, E1-Kharashi M W, et al.. Multi- objective optimization for Networks-on-Chip architectures using Genetic Algorithms[C]. IEEE International Symposium on Circuits and Systems (ISCAS), Paris, May 2010: 3725-3728.
  • 3Wang Lei and Ling Xiang. Energy-and latency-aware NoC mapping based on chaos discrete particle swarm optimization[C]. International Conference on Communications and Mobile Computing (CMC), Shenzhen, April 2010, 1: 263-268.
  • 4Hu Jing-cao and Marculescu R. Energy-and performance- aware mapping for regular NoC architectures[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(4): 551-562.
  • 5Dong Yi-ping, Wang Yang, Li Zhen, et al.. High performance and low latency mapping for neural network into network on chip architecture[C]. IEEE 8th International Conference on ASIC(ASICON), Changsha, October 2009: 891-894.
  • 6Hu Jing-cao and Marculescu R. Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures[C]. Design, Automation and Test in Europe Conference and Exhibition, Munich, March 2003: 688-693.
  • 7Tang L and Kumar S. A two-step genetic algorithm for mapping task graphs to a network on chip architecture[C]. Euromicro Symposium on Digital System Design, Turkey, September 2003: 180-187.
  • 8Chen Yan-cang, Xie Lun-guo, and Li Jin-wen. An energy-aware heuristic constructive mapping algorithm for Network on Chip[C]. IEEE 8th International Conference on ASIC(ASICON), Changsha, October 2009:101 104.
  • 9Tornero R, Sterrantino V, Palesi M, et al.. A multi-objective strategy for concurrent mapping and routing in networks on chip[C]. IEEE International Symposium on Parallel & Distributed Processing(IPDPS), Rome, May 2009: 1-8.
  • 10Van Der Tol E B and Jaspers E G T. Mapping of MPEG-4 decoding on a flexible architecture platform[C]. SHE-Media Processors, 2002, 4674: 1-13.

引证文献6

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部