期刊文献+

联合不等能力保护和串扰避免的片上总线编码设计 被引量:1

On-chip bus coding through joint unequal protection code and crosstalk avoidance
下载PDF
导出
摘要 在深亚微米工艺时代,线间串扰限制了片上互连总线的传输速率,增加了功耗,同时也影响了传输可靠性。针对基于存储转发路由策略的片上网络,采用一个统一编码框架,将不等能力保护码与串扰避免码进行联合设计,以得到高速、可靠和低功耗的片上总线编码方案。通过采用SMIC0.13μmCMOS工艺的仿真结果表明,在同等可靠性要求下,对10mm32bit并行总线采用联合编码方案与未编码方案相比,可以获得38.25%的功耗改善和1.589倍的速度提升。 In the era of deep sub-micron process, inter-wire crosstalk greatly limits the data transmission rate, increases the power consumption and the susceptibility to errors. According to store-and-forward routing strategy based network-on-chip (NoC) , this paper applied a unified coding framework, and proposed a bus coding scheme which was based on joint une- qual error protection (UEP) code and crosstalk avoidance code to achieve a high speed, reliable and low power consumption on-chip connecting. When applied to a 10mm 32-bit parallel bus in SMIC 0.13 μm CMOS technology without any loss in reliability, the simulation results show that the proposed scheme has 38.25% power consumption improvement and a 1. 589 speed-up over the uncoded bus.
作者 谢国梁 凌翔
出处 《重庆邮电大学学报(自然科学版)》 北大核心 2010年第5期612-617,共6页 Journal of Chongqing University of Posts and Telecommunications(Natural Science Edition)
基金 国家"863"计划项目(2007AA01Z291) 教育部博士点新教师基金(200806141015)~~
关键词 串扰 片上网络 统一编码框架 不等能力保护码 总线编码 crosstalk network-on-chip unequal error protection code bus coding
  • 相关文献

参考文献9

  • 1AVIJIT D, TOUBA N A. Reliable network-on-chip using a low cost unequal error protection code [ C ]// 22nd IEEE international symposium on defect and fault tolerance in VLSI system. Washington, DC, USA: IEEE Computer Society, 2007: 3-11.
  • 2SRIDHARA S R. Communication-inspired design of onchip buses [ D ]. Urbana Champaign: University of Illinois, 2006.
  • 3SRIDHARA S R, SHANBHAG N R. Coding for system-on-chip networks : a unified framework [ C ]// Proceedings of the 41st annual Design Automation Conference. New York, NY, USA: ACM, 2004:103-106.
  • 4SOTIRIADIS P P. Interconnect modeling and optimization in deep sub-micron technologies [ D ]. Cambridge: Massachusetts Institute of Technology, 2002.
  • 5STAN M R, BURLESON W P. Bus-invert coding for lowpower I/O [ J ]. IEEE Transaction on Very Large Scale Integer (VLSI) system, 1995,3 ( 1 ) :49-58.
  • 6ZHANG Y, LACH J, SKADRON K, et al. Odd/even bus invert with two-phase transfer for buses with coupling [ C ]//Proceedings of the 2002 International Symposium on Low Power Electronics and Design. Monterey, California, USA. New York, NY, USA: ACM, 2002: 12-14.
  • 7DUAN C, TIRUMALA A, KHATRI S P. Analysis and avoidance of cross-talk in on-chip buses [ C ]// Proceedings of hot interconnects. Monterey, CA, USA: ACM, 2001 : 133-138.
  • 8PTEL K, MARKOV I. Error-correction and crosstalk avoidance in DSM busses [ C ]// Proceedings of the 2003 international workshop on system-level interconnect prediction. Monterey, CA, USA:ACM, 2003: 9-14.
  • 9VICTOR B, KEUTZER K. Bus encoding to prevent crosstalk delay [ C l// Proceedings of the 2001 IEEE/ ACM international conference on Computer-aided design, San Jose, California. Piscataway, NJ, USA: IEEE Press, 2001: 57-63.

同被引文献7

  • 1Stan M R, Burleson W P. Bus-Invert coding for low- power I/O [J]. IEEE Transactions on Very Large Scale Integration Systems, 1995, 3(1): 49-58.
  • 2Shin Y, Chae S I, Choi K. Partial bus-invert coding for power optimization of application-specific systems [J]. IEEE Transactions on Very Large Scale Integra- tion Systems, 2001, 9(2): 377-383.
  • 3Natesan J, Radhakrishnan D. Shift invert coding (SINV) for low power VLSI [C] // Proceedings of the EUROMICRO Systems on Digital System Design. New York:IEEE, 2004: 190-194.
  • 4Sainarayanan K S, Ravindra J V R, Srinivas M B. A novel, coupling driven, low power bus coding tech- nique for minimizing capacitive crosstalk in VLSI inter- connects [C] // Proceedings of IEEE International symposium on Circuits and Systems. CA, USA: IEEE, 2006 : 4155-4158.
  • 5Zhang Y, Lach J, Skadron K, et al. Odd/even bus in- vert with two-phase transfer for buses with coupling [C] // Proceedings of the 2002 International Symposi- um on Low Power Electronics and Design. New York, NY, USA.ACM, 2002. 80-83.
  • 6Sotiriadis P P, Chandrakasan A P. A bus energy mod- el for deep submicron technology [J]. IEEE Transac- tions on Very Large Scale Integration Systems, 2002, 10(3) : 341-350.
  • 7刘毅,王乃迪,杨银堂.基于短循环程序特征的多模式低功耗编码算法[J].微电子学与计算机,2008,25(2):104-106. 被引量:1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部