期刊文献+

基于虚拟输出队列的新型NoC架构

New NoC Architecture Based on Virtual Output Queue
下载PDF
导出
摘要 提出一种基于虚拟输出队列的新型NoC架构,采用虚拟输出队列技术解决传统环形架构中存在的死锁和队头阻塞问题。通过改变环数、发包速率和Buff深度对系统进行性能评估,并与2DMesh进行比较。实验结果表明,当节点数为16时,Buff深度为2个~4个flit大小的新型双环NoC架构性能较好。 This paper presents a new NoC architecture. By adopting the virtual outpuLqueue technology, this architecture completely resolves head of line blocking and deadlock which exists in traditional ring topology architecture. By changing ring number, flit sending speed and Buff depth, it evaluates the performance of this architecture and compares with 2D Mesh in the experiment. When node number is 16, the performance of new bidirectional ring topology NoC architecture whose Buff depth is 2~4 flits is better.
出处 《计算机工程》 CAS CSCD 北大核心 2010年第22期242-244,247,共4页 Computer Engineering
基金 国家自然科学基金资助项目(60720106003)
关键词 环形NoC架构 虚拟输出队列 性能评估 ring NoC architecture virtual output queue performance evaluation
  • 相关文献

参考文献7

  • 1Martin G. Overview of the MPSoC Design Challenge[C]//Proc. of the 43rd Annual Design Automation Conference. [S. l.]: ACM Press, 2006.
  • 2周文彪,张岩,毛志刚.SoC片上通信结构的研究综述[J].微处理机,2007,28(3):1-5. 被引量:2
  • 3Kumar S. A Network on Chip Architecture and Design Methodology[C]//Proc. of ISVLSI'02.[S. l.]: IEEE Press, 2002.
  • 4Hadjiat K. An FPGA Implementation of a Sealable Network-on-Chip Based on the Token Ring Concept[C]//Proc. of the 14th IEEE International Conference on Electronics, Circuits and Systems. [S. l.]: IEEE Press, 2007.
  • 5Liljeberg R Self-timed Ring Architecture for SoC Applications[C]// Proc. of IEEE International Conf. on SoC. [S, l.]: IEEE Press, 2003.
  • 6Dally W J. Virtual-channel Flow Control[C]//Proc. of the 17th Annual International Symposium on Computer Architecture. [S. l.]: IEEE Press, 1990.
  • 7Partha P. Performance Evaluation and Design Trade-offs for Network-on-Chip Interconnect Architectures[J]. IEEE Transactions on Computers, 2005, 54(8): 1025-1040.

二级参考文献29

  • 1葛晨阳,徐维朴,孙飞.IP复用技术的研究[J].微电子学,2002,32(4):257-260. 被引量:9
  • 2Andrew Lines.Nexus:An Asynchronous Crossbar Interconnect for Synchronous System-on-Chip Designs[C].MICRO.IEEE,Volume:24:32-41.
  • 3Jingcao Hu,Yangdong Deng.System-Level Point-to-Point Communication Synthesis Using Floorplanning Information[C].ASP-DAC2002,Bangalore India:573-576.
  • 4William J Dally,Brian Towels.Route packets,not wires:On-chip interconnection network[C].DAC 2001:684-689.
  • 5Fernando Gehm Moraes,Aline Mello,Leandro M(o)ller,Luciano Ost,Ney Calazans:A Low Area Overhead Packet-switched Network on Chip:Architecture and Prototyping[C].IFIP VLSI-SOC 2003:174-179.
  • 6JiangXu Wolf,W Henkel,J Chakradhar,S Lv.A case study in networks-on-chip design for embedded video[C].Design,Automation and Test in Europe Conference and Exhibition,2004:770-775.
  • 7Shashi Kumar,Axel Jantsch,Juha-Pekka Soininen,Martti Forsell,Mikael Millberg,Johny " Oberg,Kari Tiensyd "a,and Ahmed Hemani.A network on chip architectureand design methodology[C].Proceedings of the ISVLSI.2002.
  • 8Zeferino,CA Kreutz,ME Susin.RASoC:a router softcore for networks on-chip[C].Design,Automation and Test in Europe Conference and Exhibition,2004,Feb.16-20:198-203.
  • 9Pierre Guerrier and Alain Greiner.A generic architecture for on-chip packetswitched interconnections[C].Proceedings of the DATE2000:245-249.
  • 10Andrei Raduleseu,John Dielissen,Kees Goossens,Edwin Rijpkema,and Paul Wielage.An Efficient On-Chip Network Interface Offering Guaranteed Services.Shared-Memory Abstraction,and Flexiblc Network Configuration[C].DATE'04,February 16-20,2004 Paris,France:208-213.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部