期刊文献+

高性能中频采样系统的设计与实现 被引量:2

Design and implementation of high performance IF sampling system
下载PDF
导出
摘要 为提高中频采样系统性能,降低板级噪声,加大采样频率的灵活性,设计并实现一种高性能中频采样系统。该系统利用AD9518-4实现可配置的采样时钟,根据不同的采样要求,AD9518-4可提供多路不同频率的输出。系统还采用AD8352型运算放大器作为A/D转换器前端驱动电路,将单端中频输入信号转换为差分信号,并进行相应放大,滤波等工作,配合AD9445型A/D转换器,获得14位低电压差分输出信号。实验结果表明,该系统在40MHz中频信号输入的情况下,信噪比达到77.4dBFS,并可实现采样时钟的可编程配置。与传统方案相比,该采样系统信噪比、无杂散动态范围,有效比特位等性能指标都得到明显改善。 With the aim of improving the performance of IF sampling system, reduce the board-level noise, increase the flexibility of the sampling system, this paper designs and implements a high performance IF sampling system. The system implements a configurable sampling clock with AD9518-4 device. AD9518-4 can provide muhichannel outputs with different frequency. The system uses AD8352 operational amplifier which can transform the single-ended signal into the differential signal, amplify and filter the signal as the driver of ADC front-end. The system can obtain 14bit low voltage differential signal with AD9445 analog digital converter. Experimental results show that, the signal to noise rate can reach 77.4dBFS when the input signal frequency is 40MHz and the system can achieve a configurablc sampling clock. The RSN, SFDR and ENOB of the sampling system are all obviously improved compared with the traditional scheme.
出处 《电子设计工程》 2010年第12期1-4,共4页 Electronic Design Engineering
基金 国家自然科学基金资助(60772025) 中央高校基本科研业务费专项资金资助
关键词 中频采样 模数转换器 时钟抖动 AD9445 AD9518 AD8352 intermediate frequency sampling ADC clock jitter AD9445 AD9518 AD8352
  • 相关文献

参考文献6

  • 1张乐,张新军,施聪,罗汉文,宋文涛.中频采样的原理及其应用[J].通信技术,2001,34(9):8-11. 被引量:5
  • 2肖科.高速模数转换电路动态性能测试[D].西安:西安电子科技大学.2002.
  • 3JOHNSON H, GRAHAN M. 高速数字设计[M].北京:电子工业出版社.2005.
  • 4Analog Device Inc. AD9445 Datasheet [EB/OL]. (2005-11 ) [2010-05-10]. http://www.analog.com/static/imported-files/ data_sheets/AD9445.pdf.
  • 5Analog Device Inc. AD8352 Datasheet (EB/OL). (2008-07) [2010-05-10]. http://www.analog.comlstatie/imported-filesl data_sheets/AD8352.pdf.
  • 6Analog Device Inc. AD9518-4 Datasheet(EB/OL). (2010- 01 ) [2010-05-10]. http://www.analog.com/static/imported-files /data_sheets/AD9518__4.pdf.

二级参考文献2

共引文献5

同被引文献20

  • 1张锡勇,王丛岭.基于单片机和CPLD的步进电机细分驱动系统[J].现代电子技术,2006,29(9):80-82. 被引量:5
  • 2程翔宇,李迪,冯寿廷,王小良.基于DSP/BIOS的运动控制系统设计[J].机床与液压,2007,35(5):157-159. 被引量:6
  • 3张文山,刘增明.基于DSP/BIOS的空空导弹飞控软件仿真[J].航空兵器,2007,14(3):57-60. 被引量:7
  • 4丁宜栋,华芸.基于DSP/BIOS的软件系统设计[J].舰船电子工程,2001(5):53-56.
  • 5Auslander D M. Design and implementation of real time software for control of mechanical systems[M/OL]. [2006- 09-26]. http:// www.netyi.net/...3d-46c7-9523-b4284ed 20bd3.htm.
  • 6Texas Instruments. TMS320x281x DSP system control and interrupts reference guide [M]. USA: Texas Instruments, 2008.
  • 7Texas Instruments. TMS320 DSP/BIOS user's guide[M]. USA: Texas Instruments, 2004.
  • 8Texas Instruments. TMS320 using the DSPBIOS kernel in real-time DSP applications[M]. USA" Texas Instruments, 2001.
  • 9Stephen H. Lewis, Paul R. Gray. A Pipelined 5 M/s 9 bit Analog-to-Digital Convert[J]. IEEE J. Solid- State Circuits, 1987,22(12) : 954-961.
  • 10Ahmed M. A. Ali, Andy Morgan, Chris Dillon, et al. A 16b 250MS/s IF-Sampling Pipelined A/D Converter With Background Calibration[C]//ISSCC, 2010, Dig. Tech. ,2010:292-294.

引证文献2

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部