期刊文献+

结合PVT模拟和排队模型的系统级主存性能分析 被引量:1

Combining PVT Simulation and Queuing Model for System-Level Performance Analysis of Main Memory System
下载PDF
导出
摘要 由于主存系统的性能受到多种因素的影响,现有方法不能快速地得到可靠的分析结果,从而影响芯片质量和上市时机.为解决此问题,提出将带时序的程序员视图(PVT)模拟和排队论相结合的方法——ComPQ.首先从PVT模拟中提取与访存相关的系统级实时参数,然后将主存系统抽象为非抢占优先的M/G/1排队模型,再结合实时参数进行性能分析,得到平均访存延迟结果.由于PVT的建模和模拟代价小,从中得到的实时参数弥补了静态理论分析的不足;同时,排队论也提高了纯PVT模拟的精度.实验结果表明,ComPQ与周期精确级模拟相比平均误差为6.38%,最后用主存系统设计空间探索的实例验证了ComPQ的有效性. Main memory system performance is sensitive to many parameters.Existing analysis approaches are time-consuming and unreliable that can not eliminate performance bottlenecks under time-to-market pressures.To solve this problem,this paper presents a hybrid analysis approach called ComPQ,which combines programmer's view with timing(PVT) simulation with queuing model.ComPQ first collects system-level real-time parameters from PVT simulation.Then an MG1 queuing model with non-preemptive priority is combined with the parameters to determine the average memory access latency.The fast PVT simulation and the queuing model increase the accuracy of each other.Experimental results show that compared with cycle accurate model,the average performance error of ComPQ is 6.38%.Finally,we present main memory system space exploration case studies to demonstrate the effectiveness of using ComPQ for exploration.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2010年第12期2228-2236,共9页 Journal of Computer-Aided Design & Computer Graphics
基金 国家"八六三"高技术研究发展计划(2006AA010202)
关键词 系统级设计 主存系统 事务级建模 排队论 性能分析 system level design main memory system transaction level modeling queuing theory performance analysis
  • 相关文献

参考文献19

  • 1Hosseini A,Parikh A,Chin H T,et al.Building a standard ESL design and verification methodology:is it just a dream?[C] //Proceedings of the 43rd Annual Conference on Design Automation.New York:ACM Press.2006:370-371.
  • 2Lee K B,Lin T C,Jen C W.An efficient quality-aware memory controller for multimedia platform SoC[J].IEEE Transactions on Circuits and Systems for Video Technology.2005,15(5):620-633.
  • 3Cuppu V,Jacob B.Concurrency,latency,or system overhead:which has the largest impact on uniprocessor DRAM-system performance?[C] //Proceedings of the 28th Annual International Symposium on Computer Architecture.New York:ACM Press.2001:62-71.
  • 4Pasricha S,Dutt N,Ben-Romdhane M.Fast exploration of bus-based communication architectures at the CCATB abstraction[J].ACM Transactions on Embedded Computing Systems.2008,7(2):Article No.22.
  • 5童琨,边计年.片上系统设计中事务级建模技术综述[J].计算机辅助设计与图形学学报,2007,19(11):1365-1372. 被引量:6
  • 6Ghenassia F.Transaction-level modeling with SystemC TLM:concepts & applications for embedded systems[M].Netherlands:Springer.2005:28.
  • 7Martin G.Overview of the MPSoC design challenge[C] //Proceedings of the 43rd Annual Design Automation Conference.New York:ACM Press.2006:274-279.
  • 8Wang D,Ganesh B,Tuaycharoen N,et al.DRAMsim:a memory system simulator[J].ACM SIGARCH Computer Architecture News.2005,33(4):100-107.
  • 9Dhanwada N,Bergamaschi R A,Dungan W W,et al.Transaction-level modeling for architectural and power analysis of PowerPC and CoreConnect-based systems[J].Journal of Design Automation for Embedded Systems.2006,10(2):105 -125.
  • 10Hwang Y,Abdi S,Gajski D.Cycle-approximate retargetable performance estimation at the transaction level[C] //Proceedings of the Conference on Design,Automation and Test in Europe.New York:ACM Press.2008:3-8.

二级参考文献43

  • 1石晓郁.片上系统设计中的事务级建模方法[J].微计算机信息,2006,22(02Z):191-193. 被引量:3
  • 2Donlin A. Transaction level modeling: flows and use models[C] //Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, Stockholm, 2004:75-80
  • 3Balarin F, Passerone R. Functional verification methodology based on formal interface specification and transactor generation [C] //Proceedings of the 9th Design, Automation and Test in Europe Conference and Exhibition, Munich, 2006 : 1-6
  • 4Jindal R, Jain K. Verification of transaction-level SystemC models using RTL testbenehes[ C] //Proceedings of the 1st ACM and IEEE International Conference on Formal Methods and Models for Co-Design, Washington D C, 2003:199 203
  • 5Rissa T, Cheung P Y, Luk W. Mixed abstraction execution for the SoftSONIC virtual hardware platform[ C] //Proceedings of the 48th Midwest Symposium on Circuits and Systems, Cincinnati, 2005:976-979
  • 6Regimbal S, Savaria Y, Bois G. Verification strategy determination using dependence analysis of transaction-level models [ C] //Proceedings of the 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, Banff, 2004:87-92
  • 7Habibi A, Tahar S, Samarah A, et al. Efficient Assertion Based Verification using TLM [ C ] //Proceedings of the 9th Design, Automation and Test in Europe Conference and Exhibition, Munich, 2006:1-6
  • 8Klingauf W. Systematic transaction level modeling of embedded systems with SystemC [ C] //Proceedings of the 8tb Design, Automation and Test in Europe Conference and Exhibition, Munich, 2005:566-567
  • 9Cai L, Gajski D. Transaction level modeling: an overview[ C] ]] Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, Newport Beach, 2003: 19-24
  • 10Kogel T. TLM peripheral modeling for platform-driven ESL design-using the SystemC modeling library [R]. San Jose: CoWare, 2006

共引文献5

同被引文献1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部