期刊文献+

一种考虑温度时间—空间分布的解析互连延时模型

An analytical interconnect delay model with temperature time-space distribution
下载PDF
导出
摘要 本文从热扩散方程出发,得到了互连温度时间—空间分布的解析表达式。考虑互连温度对互连电阻和Elmore延时的影响,同时提出了一种用以分析互连时间—空间温度分布效应对互连延时影响的等效内阻模型。基于所提出的模型,详细地分析了互连长度、输入信号频率和功率对互连延时的影响。所提出的互连温度分布和延时解析模型可以应用于深亚微米温度相关的互连性能分析中。 In this paper, starting from the heat diffusion equation, an analytical expression of interconnect temperature time-space distribution is derived. Considering the impacts of temperature on the interconnect resistance and Elrnore delay, the equivalent inner resistance model is also developed to analyze interconnect delay with temperature time-space distribution. Based on the proposed model, interconnect length, frequency and power of input signal, which have effects on the interconnect delay, are discussed in detail. Both of interconnect temperature distribution and delay models can be applied to the interconnect performance analysis in DSM regime.
出处 《电路与系统学报》 CSCD 北大核心 2010年第6期1-5,共5页 Journal of Circuits and Systems
基金 国家自然科学基金(60606006) 国家杰出青年基金(60725415) 西安电子科技大学基本科研业务费资助项目
关键词 互连 温度 时空分布 延时 interconnect temperature time-space distribution delay
  • 相关文献

参考文献12

  • 1冷鹏,董刚,柴常春,杨银堂.考虑热电耦合效应的全芯片温度特性优化方法[J].西安电子科技大学学报,2009,36(6):1053-1058. 被引量:1
  • 2P Saxena, N Menezes, P Cocchini, D A Kirkpatrick. Repeater Scaling and Its Impact on CAD [J]. IEEE Trans. CAD, 2004, 23(4): 451-462.
  • 3S Im, K Banerjee. Full Chip Thermal Analysis of Planar (2-D) and Vertical Integrated (3-D) High Performance Ics [A]. International Electron Devices Meeting [C]. San Francisco, CA, USA. 2000. 727-730.
  • 4J C Ku, Y Ismail. Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI circuits [J]. IEEE Trans. VLSI, 2007, 15(8): 963-970.
  • 5Y K Cheng, C Tsai, C Teng, S Kang. Electrothermal Analysis of VLSI Systems [M]. Kluwer Academic Publishers. 2000.
  • 6S Lin, H Yang. Analytical Thermal Analysis of On-chip Interconnects [A]. IEEE International Conference on Communications, Circuits and Systems [C]. Guilin, CHINA. 2006. 2776-2780.
  • 7D Chen, ELi, E Rosebaum. Interconnect Thermal Modeling for Accurate Simulation of Circuit Timing and Reliability [J]. IEEE Trans. CAD, 2000, 19(2): 197-205.
  • 8杨银堂,冷鹏,董刚,柴常春.考虑温度分布效应的RLC互连延时分析[J].Journal of Semiconductors,2008,29(9):1843-1846. 被引量:1
  • 9A H Ajami, K Banerjee, M Pedram. Modeling and Analysis of Nonuniform Substrate Temperature Effects on Global ULSI Interconnects [J]. IEEE Trans.CAD, 2005, 24(6): 849-861.
  • 10K Banerjee, M Pedram, H Ajami. Analysis and Optimization of Thermal Issues in High-Performance VLSI [A]. International Symposium on Physical Design [C]. Sonoma, CA, USA. 2001. 230-237.

二级参考文献27

  • 1董刚,杨银堂,李跃进.基于“有效电容”的RLC互连树延时分析[J].西安电子科技大学学报,2004,31(4):509-512. 被引量:4
  • 2Cong J. An Interconnect-centric Design Flow for Nanometer Teehnologies[J]. Proceedings of the IEEE, 2001, 89 (4). 505-528.
  • 3Sylvester D, Keutzer K. A Global Wiring Paradigm for Deep Submicron Design[J]. Computer-Aided Design Integrated Circuits and Systems, 2000, 19(2): 242-252.
  • 4Banerjee K, Mehrotra A. A Power-optimal Repeater Insertion Methodology for Global Interconnects in Nanometer Designs[J].IEEE Trans on Electron Devices, 2002, 49(11): 2001-2007.
  • 5Kapur P, Chandra G, Saraswat K C. Power Estimation in Global Interconnects and Its Reduction Using a Novel Repeater Optimization Methodology[C]//Proceedings of the 39th Annual Design Automation Conference. New York: ACM, 2002: 461-466.
  • 6Liu Xun, Peng Yuantao, Papaefthymiou M C. Practical Repeater Insertion for Low Power: What Repeater Library Do We Need? [C].//Proceedings of the 41st Annual Design Automation Conference. New York: ACM, 2004.- 30-35.
  • 7Wason V, Banerjee K. A Probabilistic Framework for Power-optimal Repeater Insertion in Global Interconnects under Parameter Variations[C]//Proceedings of the 2005 International Symposium on Low Power Electronics and Design. New York: ACM, 2005: 131-136.
  • 8Banerjee K, Lin S C, Keshavarzi A, et al. A Selfconsistent Junction Temperature Estimation Methodology for Nanometer Scale ICs with Implications for Performance and Thermal Management[J].//Electron Devices Meeting, 2003. Washington: IEEE Electronic Devices Society, 2003. 887-890.
  • 9He Lei, Liao Weiping, Stan M. System Level Leakage Reduction Considering the Interdependence of Temperature and Leakage[C]//Proceedings of the 41st Annual Design Automation Conference. New York: ACM, 2004: 12-17.
  • 10Huang Wei, Humenay E, Skadron K, et al. The Need for a Fullchip and Package Thermal Model for Thermally Optimized IC Designs[C]//Proceeding of Low-Power Electronics Design. New York: ACM, 2005: 245-250.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部