期刊文献+

演化硬件的容错模式研究 被引量:7

Research on Fault Tolerance of Evolvable Hardware
下载PDF
导出
摘要 提出一种基于演化硬件的补偿容错模式,将被检对象和重构对象分离,以避免自重构容错模式可能对系统造成破坏的危险.该容错模式在不影响原电路工作的前提下,利用演化硬件的自适应特性,重构出相应的电路对出错电路进行输出补偿,从而达到容错的目的.实验表明,补偿容错模式能以少量的冗余代价换取更优的容错性能,并且修复时间比自重构容错模式短,有利于实时容错. A compensation fault tolerance model based on evolvable hardware is proposed,it separates the failed system and reconfigurable hardware to avoid the risk of destruction which exists in self-reconfiguration fault tolerance.It generates corresponding circuits by the adaptability of evolvable hardware to compensate for failed circuit,so as to achieve fault tolerance.The experimental results prove that the proposed fault tolerance model achieves great fault-tolerant capability with little redundancy.Moreover,it costs less recovery time than self-reconfiguration fault tolerance,which conducive to realize real time tolerance.
出处 《小型微型计算机系统》 CSCD 北大核心 2010年第12期2472-2475,共4页 Journal of Chinese Computer Systems
基金 国家自然科学基金项目(60773009)资助 国家"八六三"高技术研究发展计划项目(2007AA01Z290)资助
关键词 自适应 演化硬件 容错模式 数字电路 self-adaption evolvable hardware fault tolerance digital circuit
  • 相关文献

参考文献2

二级参考文献14

  • 1赵曙光,王宇平,杨万海,焦李成.基于多目标自适应遗传算法的逻辑电路门级进化方法[J].计算机辅助设计与图形学学报,2004,16(4):402-406. 被引量:10
  • 2陈国良 王熙法 庄镇泉 王东生.遗传算法及其应用[M].北京:人民邮电出版社,1999..
  • 3Yao X, Higuichi T. Promises and challenges of evolvable hardware[J]. IEEE Transactions on Systems, Man and Cybernetics-Part C: Applications and Reviews, 1999, 29(1): 87~97
  • 4Koza J R. Genetic Programming: On the Programming of Computers by Means of Natural Selection[M]. Cambridge, MA: MIT Press, 1992
  • 5Miller J F, Job D, Vassilev V K. Principles in the evolutionary design of digital circuits-Part 1[J]. Journal of Genetic Programming and Evolvable Machines, 2000, 1(1): 7~35
  • 6Carlos A Coello Coello. Use of evolutionary techniques to automate the design of combinational circuits[J]. International Journal of Smart Engineering System Design, 2000, 2(4): 299~314
  • 7Zhang Y, Smith S L, Tyrrell A M. Digital circuit design using intrinsic evolvable hardware [A]. Proceedings of the 2004 NASA/DoD Conference on Evolvable Hardware [C]. Los Alamitos, CA, USA: IEEE Computer Society, 2004, 55-62.
  • 8Yao X, Higuchi T. Promises and challenges of evolvable hardware [J], IEEE Transactions on Systems, Man, and Cybernetics, Part C, 1999, 29(1): 87-97.
  • 9Schnier T, Yao X. Using negative correlation to evolve fault-tolerant circuits [A]. Proceedings of the International Conference on Evolvable Systems: From Biology to Hardware [C]. Berlin, Germany: Springer-Verlag, 2003.35-46.
  • 10Tian Z G, Zuo M J. Redundancy allocation for multi-state systems using physical programming and genetic algorithms [J]. Reliability Engineering and System Safety, 2006, 91(9): 1049-1056.

共引文献14

同被引文献97

引证文献7

二级引证文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部