期刊文献+

基于PVT变量的多米诺电路性能分析和优化

Analysis and Optimization of PVT Aware Domono Circuits in Nanometer Scale
下载PDF
导出
摘要 随着集成电路尺寸的日益降低,工艺制程和非工艺制程变量对电路的影响越来越重要。针对组成高性能处理器的多米诺电路,对影响其功耗、延迟以及噪声的工艺、电压和温度因素,采用45nm BSIM4工艺模型进行了仿真分析,指出了为满足不同的设计指标必须考虑的设计因素,并分析给出了一个全局最优的性能指标。 As the technology scales down,the influence of process variations and none-process variations should be considered in the meanwhile,analysis of the power,delay,and noise margin of domino circuits under the impact of variations is included in this paper.Simulations base 45nm BSIM4 models show that to meet constrained yield and overall performance under the impact of variations,different key parameters should be considered,also a new metric is proposed in this paper to achieve the overall performance,allowing the designers to make informed design decision.
出处 《微处理机》 2010年第5期28-31,34,共5页 Microprocessors
关键词 PVT变量 多米诺 漏电流 低功耗 延迟 噪声容限 PVT variations Domono circuits low power Delay NML
  • 相关文献

参考文献7

  • 1李涛,余志平.考虑制程变异的全芯片漏电流统计分析[J].清华大学学报(自然科学版),2009(4):578-580. 被引量:2
  • 2Fernandes R, Vemuri R. Accurate estimation of vector dependent leakage power in the presence of process variations [ C ]. Proceedings of the 2009 IEEE international conference on Computer design, California, USA : IEEE Press ,2009.
  • 3Tsai Y,Vijaykrishnan N, Xie Y,et al. Influence of Leakage Reduction Techniques on Delay/Leakage Uncertainty [ C ]. VLSID05, Kolkata, India: IEEE Computer Society ,2005.
  • 4Gong Na, Guo Baozeng, Liu Jiangzhou, et al. Analysis and optimization of leakage current characteristics in sub - 65nm dual Vt footed domino circuits[ J]. Microelectron J, 2008,39(9) :1149.
  • 5Volkan Kursun E G F. Multi - voltage CMOS Circuit Design[ M]. USA : Wiley ,2006.
  • 6Lin S, Kim Y B, Lombardi F. Design of a CNTFET - Based SRAM Cell by Dual - Chirality Selection[ J]. IEEE Transactions on Nanotechnology, 2010,9 ( 1 ) : 30 - 37.
  • 7Liu Z, Kursun V. Leakage power characteristics of dynamic circuits in nanometer CMOS technologies [ J ]. IEEE Transactions on Circuits and Systems II: Express Briefs. 2006,53 (8) :692 - 696.

二级参考文献6

  • 1Mukhopadhyay S, Roy K. Accurate estimation of total leakage in nanometer-scale bulk CMOS circuits based on device geometry and doping profile [J].IEEE Trans on CAD, 2005, 24(3):363-381.
  • 2Luo Y, Nayak K. Enhancement of CMOS performance by process-induced stress [J].IEEE Trans on SM, 2005, 18(1): 63-68.
  • 3Ferzli I A, Najm F N. Analysis and verification of power grids considering process-induced leakage-current variations [J].IEEE Trans on CAD, 2006, 25(1): 126 -143.
  • 4Gu J, Sapatnekar S, Kim C. Width-dependent statistical leakage modeling for random dopant induced threshold voltage shift [C]//Proc DAC. San Diego, USA. 2007: 87 - 92.
  • 5LI Tao, YU Zhiping. Statistical analysis of full-chip leakage power considering junction leakage [C]//Proc DAC. San Diego, USA, 2007:99 - 102.
  • 6Li X, Le J, Gopalakrishnan P, et at. Asymptotic probability extraction for nonnormal performance distributions[J].IEEE Trans on CAD, 2007, 26(1):16 -37.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部