期刊文献+

基于FPGA动态部分重构的D/TMR系统设计 被引量:4

D/TMR design of dynamic part reconfigurable system based on FPGA
下载PDF
导出
摘要 在空间环境中,系统的可靠性是保障系统正常运行的关键。针对此问题,提出了一种基于FPGA动态部分重构的D/TMR系统设计,正常工作时采用DMR系统,具有较低的面积开销和功耗;当系统出现故障时,利用FPGA部分动态重构技术切换为TMR系统,不需要额外的故障检测与定位电路,就可以保持系统功能的连续性与可靠性。经实验验证,该设计方案具有可行性。 In the space environmentr,eliability is the key to ensure normal operation of the system.This paper presents a D/ TMR design of dynamic part reconfigurable system based on FPGA.DMR system is used to work with lower area overhead and power consumption.When the system failsi,t switches to TMR system without additional fault detection and location cir-cuits,using dynamic part of the reconstruction technique.The system can maintain the continuity and reliability of the func-tion.The experimental results show that the design is feasible.
作者 刘斐文 姚睿
出处 《计算机工程与应用》 CSCD 北大核心 2010年第35期55-57,共3页 Computer Engineering and Applications
关键词 三重模件冗余(TMR) 现场可编程门阵列 动态重构 总线宏 部分重构 Triple Modular Redundancy(TMR) Field Programmable Gate Array(FPGA) dynamic reconfiguration bus macro partial reconfiguration
  • 相关文献

参考文献6

二级参考文献38

  • 1覃祥菊,朱明程,张太镒,魏忠义.FPGA动态可重构技术原理及实现方法分析[J].电子器件,2004,27(2):277-282. 被引量:44
  • 2段然,樊晓桠,高德远,沈戈.可重构计算技术及其发展趋势[J].计算机应用研究,2004,21(8):14-17. 被引量:19
  • 3梁甲华,林争辉,林涛.基于可重构FPGA技术的自适应FIR滤波器的实现[J].电子工程师,2004,30(12):48-50. 被引量:4
  • 4罗毅辉,李仁发,熊曙初.可重构计算系统的研究与应用[J].计算机测量与控制,2005,13(8):824-826. 被引量:1
  • 5B Furth,W A Halang.A Survey of Real-Time Computing Systems[J]. International Journal of Mini and Microcomputers, 1994; 16(3).
  • 6H Cristian.Understanding fault-tolerant distributed systems[J].Communieations of the ACM, 1991 ;34(2) :56-78.
  • 7S R Thuel,J K Strosnider.Enhancing Fault Tolerant of Real-Time Systems through Time Redundancy.G M Koob,C G Lau eds.Kluwer, 1994:265-318.
  • 8C L Liu,J W Layland.Scheduling Algorithm for Multiprogramming in a Hard-Real-Time Environment[J].Joumal of the ACM, 1973 ;20( 1 ) : 40-61.
  • 9S Ghosh,R Melhem,D Mosseet al.Fault-Tolerant Rate-Monotonic Schedulinl[J]Joumal of Real-Time System, 1998 ; 15 (2).
  • 10S Ghosh,R Melhem,D Mosse.Enhancing Real-Time Schedules to Tolerate Transient Fauhs[C].In:Proceedings of 16th IEEE Real-Time Systems Symposium, 1995.

共引文献28

同被引文献37

  • 1靳红涛,焦宗夏,王少萍,韩鹏霄.高可靠三余度数字式作动器控制器设计与实现[J].北京航空航天大学学报,2006,32(5):548-552. 被引量:14
  • 2邢克飞,杨俊,王跃科,肖争鸣,周永彬.Xilinx SRAM型FPGA抗辐射设计技术研究[J].宇航学报,2007,28(1):123-129. 被引量:51
  • 3曾声奎,赵廷弟.系统可靠性设计分析教程[M].北京航空航天大学出版社,2004:76--98.
  • 4ECSS. Space Engineering: SpaceWire-Links nodes, routers and net- works( ECSS-E-50-12A) [ S].
  • 5ECSS. Space Engineering: SpaceWire-Links, nodes, routers and net- works( ECSS-E-ST-50-12C) [ S].
  • 6MAO Chun-jing, GUAN Yong, ZHANG Jie. On-board spacewire router for space mission [ C ]//Proc of Asia-Pacific Conference on In- formation Processing. 2009 : 525- 528.
  • 7OSTERLOH B. SoCWire user manuel [ EB/OL]. (2009). http:// www. socwire, org.
  • 8SAPONARA S, L' INSALATA N E, BACCHILLONE T, et al. Hard- ware/Software FPGA-based network emulator for high-speed on-board communications [ C ]//Proc of the 1 lth EUROMICRO Conference on Digital System Design Architectures, Methods and Tools. 2008 : 353- 359.
  • 9TONRELLI M, PETRI E, SAPONARA S, et al. Router IP macrocell for radiation tolerant SpaceWire networking [ C ]//Proc of Research in Microelectronics and Electronics. 2006:221 - 224.
  • 10SAPONARA S, FANUCCI L, TONAREFLI M. Radiation tolerant spacewire router for satellite on-board networking [ J ]. Aerospace and Electronic Systems Magazine ,2007,22 ( 5 ) :3-12.

引证文献4

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部