期刊文献+

基于扩展Petri网的系统建模及形式化验证方法 被引量:5

Methodology of modeling and formal verification based on extended Petri net
下载PDF
导出
摘要 嵌入式实时系统对时间约束性、安全性和可靠性具有非常高的要求,但是传统的建模和形式化验证方法难以满足对系统的实时性和安全性的模拟和验证需求。通过对有色Petri网的时间属性进行扩展,提出了实时有色Petri网模型,能够对系统的时间属性进行模拟和评估;参考实时有色Petri网模型到时间自动机的语义转换规则对模型进行转换,可以利用时间计算树逻辑对系统的实时性、安全性和可靠性进行形式化验证。以列车通信网络控制器的双线冗余控制模块的建模和形式化验证为例,证明了该方法的有效性。 Embedded real-time system has a highly demand in timing constraint,safety and reliability,but traditional methodologies are incapable of modeling and formal verification about the real-time property and safety of system. This paper proposed real-time coloured Petri net model by extending the timing attribute of coloured Petri net so that could simulate and evaluate the timing property of system. According to the transformation rules from real-time coloured Petri net to timed automation,could complete model transformations and could formally verity real-time property,safety and reliability of system using timed computation tree logic. As a conformation of its validity,the described methodology had been successfully applied to modeling and formal verification of line redundancy control unit of train network controller device.
出处 《计算机应用研究》 CSCD 北大核心 2010年第12期4587-4590,共4页 Application Research of Computers
基金 国家自然科学基金资助项目(60873138)
关键词 形式化验证 建模 实时有色Petri网 嵌入式系统 formal verification modeling real-time coloured Petri net embedded system
  • 相关文献

参考文献13

  • 1李国徽,杨兵,胡方晓,许华杰,杜建强.嵌入式实时系统中基于检验点检测的电压分配技术[J].计算机学报,2009,32(12):2403-2410. 被引量:3
  • 2潘理,赵卫东,王志成,周新民,柳先辉.Petri网的步问题研究[J].软件学报,2009,20(3):505-514. 被引量:5
  • 3JENSEN K.Coloured Petri nets:a high level language for system design and analysis[C] //Advances in Petri Nets.Berlin,Heidelberg:Springer,1990:342-416.
  • 4LILIUS J.Efficient state space search for time Petri nets[J].Electronic Notes in Theoretical Computer Science,1998,18:113-133.
  • 5RAMCHANDANI C.Analysis of asynchronous concurrent systems by timed Petri nets[D].Cambridge:Massachusetts Institute of Tech-nology,1974.
  • 6MITRA R S.Strategies for mainstream usage of formal verification[C] //Proc of the 45th ACM/IEEE Design Automation Conference.New York:ACM Press,2008:800-805.
  • 7VERSTOEP K,BAL H E,BARNAT J,et al.Efficient large-scale model checking[C] //Proc of IEEE International Symposium on Pa-rallel & Distributed Processing.Washington DC:IEEE Computer Society,2009:1-12.
  • 8ALUR R,DILL D.The theory of timed automata[C] //Proc of REX Workshop on Real-Time:Theory in Practice.1992:45-73.
  • 9DICKHOFER M,WILKE T.Timed alternating tree automata:the automata-theoretic solution to the TCTL model checking problem[C] //Proc of the 26th International Colloquium on Automata,Languages and Programming.1999:705-705.
  • 10MORENO J C,LALOYA E J,NAVARRO J.Line redundancy in MVB-TCN devices:a control unit design[C] //Proc of IEEE Mediterranean Electrotechnical Conference.2006:789-794.

二级参考文献13

  • 1蒋昌俊.Polynomial-time algorithm for the legal firing sequences problem of a type of synchronous composition Petri nets[J].Science in China(Series F),2001,44(3):226-233. 被引量:3
  • 2Lee H, Shin H, Min S. Worst case timing requirement of real-time tasks with time redundancy//Proeeedings of the 6th International Conference on Real-Time Computing Systems and Applications. Hong Kong, China, 1999:410 -414.
  • 3Pradhan D K. Fault Tolerance Computing: Theory and Techniques. Old Tappan, NJ: Prentice Hall, 1986.
  • 4Ishihara T, Yasuura H. Voltage scheduling problem for dynamically variable voltage processors//Proceedings of the 1998 International Symposium on Low Power Electronics and Design. New York, USA, 1998:197-202.
  • 5Kwon W C, Kim T. Optimal voltage allocation techniques for dynamically variable voltage proeessors//Proceedings of the 2003 Design Automation Conference. California, USA, 2003:125-130.
  • 6Siewiorek D, Swarz R. Reliable Computer Systems: Design and Evaluation. Natick, MA.. Peters A K, Ltd. , 1998.
  • 7Benini L, Bogliolo A, Micheli G D. A survey of design techniques for system-level dynamic power management. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000, 8(3): 299 -316.
  • 8Hong I, Kirovski D, Qu G et al. Power optimization of variable-voltage core based systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999, 18(12): 1702-1714.
  • 9Melhem R, Mosse D, Elnozahy E N. The interplay of power management and fault recovery in real time systems. IEEE Transactions on Computers, 2004, 53(2):217-231.
  • 10Zhang Y, Chakrabarty K. Energy-aware adaptive check pointing in embedded real-time systems//Proceedings of the 2003 Design, Automation and Test in Europe Conference and Exhibition. Paris, France, 2003:918-923.

共引文献5

同被引文献33

引证文献5

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部