期刊文献+

考虑工艺波动的两相邻耦合RC互连串扰噪声估计 被引量:5

Crosstalk noise estimation of two adjacent RC interconnects with process variations
下载PDF
导出
摘要 基于6节点耦合互连串扰噪声电路模型,提出了一种新的考虑工艺波动的统计互连串扰噪声分析方法,在给定互连参数波动范围条件下,推导出了耦合互连统计串扰噪声的均值和标准差的解析表达式.实验结果表明,与在互连工艺波动研究中广泛采用的蒙特卡罗方法相比,新方法在确保计算精度的前提下大大缩短了计算时间,且采用新方法计算得到的RC互连串扰噪声均值误差低于2.36%,而标准差误差则低于7.23%. Based on the six-node template circuit of coupling interconnects, a novel method for analyzing the statistical crosstalk noise of RC interconnects with process variations is proposed. Analytical expressions for mean and standard deviation of the statistical crosstalk noise are derived {or a given fluctuation range of interconnect parameters. Simulation results show that the time of calculation is greatly shortened with a good calculating precision using the proposed statistical model as compared to the widely used Monte Carlo method. Calculated results also indicate that the errors of the mean and standard deviation are less than 2.36 % and 7.23 % respectively.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2010年第6期1082-1087,1131,共7页 Journal of Xidian University
基金 国家自然科学基金资助项目(60606006) 国家杰出青年基金资助项目(60725415) 西安电子科技大学基本科研业务费资助项目
关键词 工艺波动 RC互连 串扰噪声 统计模型 process variations RC interconnect crosstalk noise statistical model
  • 相关文献

参考文献13

  • 1李建伟,董刚,杨银堂,王增.工艺波动致RLC互连延时极值分析[J].西安电子科技大学学报,2009,36(2):301-307. 被引量:1
  • 2Raghunandan C,Sainarayanan K S,Srinivas M B.Impact of Process Variations on Bus-Encoding Schemes for Delay Minimization in VLSI Interconnects[C]//IEEE Workshop on Signal Propagation on Interconnects (SPI).Genova:IEEE,2007:254-258.
  • 3Huebbers F,Dasdan A,Ismail Y.Computation of Accurate Interconnect Process Parameter Values for Performance Corners under Process Variations[C]//Design Automation Conference.San Francisco:IEEE,2006:797-800.
  • 4Qu H,Kong L,Xu Y S,et al.Finite-Element Computation of Sensitivities of Interconnect Parasitic Capacitances to the Process Variation in VLSI[J].IEEE Trans on Magnetics,2008,44(6):1386-1389.
  • 5尚玉玲,李玉山.高速互连渐进式串扰故障激励测试模型研究[J].西安电子科技大学学报,2009,36(2):314-321. 被引量:2
  • 6Vittal A,Marek-Sadowska M.Crosstalk Reduction for VLSI[J].IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,1997,16(3):290-297.
  • 7Vittal A,Chen L H,Marek-Sadowska M,et al.Crosstalk in VLSI Interconnects[J].IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,1999,18(12):1817-1824.
  • 8Cong J,Pan D Z,Srinivas P V.Improved Crosstalk Modeling for Noise Constrained Interconnect Optimization[C]//Asia and South Pacific Design Automation Conference.Yokohama:IEEE,2001:373-378.
  • 9Ding L,Blaauw D,Mazumder P.Accurate Crosstalk Noise Modeling for Early Signal Integrity[J].IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,2003,22(5):627-634.
  • 10WANG Zeng DONG Gang YANG Yintang LI Jianwei.Crosstalk Noise Voltage of Coupling RC Interconnects with Temperature Distribution[J].Chinese Journal of Electronics,2010,19(1):43-47. 被引量:5

二级参考文献29

  • 1董刚,杨银堂,李跃进.基于“有效电容”的RLC互连树延时分析[J].西安电子科技大学学报,2004,31(4):509-512. 被引量:4
  • 2ITRS. Interconnect[R/OL]. [2007-12-15]. http://www. itrs. net.
  • 3Ye X J, Liu R Y, Li P. Fast Variational Interconnect Delay and Slew Computation Using Quadratic Models [J]. IEEE Trans on Very Large Scale Integration (VLSI) Systems, 2007, 15 (8): 913-926.
  • 4Ismail Y I, Friedman E G, Neves J L. Equivalent Elmore Delay for RLC Trees [J]. IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, 2000,19 (1) :83-97.
  • 5Chen R M, Zhou H. Fast Estimation of Timing Yield Bounds for Process Variations[J]. IEEE Trans on Very Large Scale Integration (VLSI) Systems, 2008, 16(3): 241.
  • 6Hwan J C, Murthy J, Roy K. The Effect of Process Variation on Device Temperature in FinFET Circuits [C]// Computer-Aided Design, 2007, ICCAD 2007. IEEE/ACM International Conference. San Jose: IEEE, 2007: 747-751.
  • 7Liuf C C, Chen R X, Huang H, et al. Parameterized Interconnect Modeling and Simulation in VLSI Design Considering Variations [C]//System Theory, 2008, SSST 2008. 40th Southeastern Symposium. New Orleans: ACM, 2008: 225-229.
  • 8Borkar S, Karnik T, Narenda S, et al. Parameter Variations and Impact on Circuits and Microarchitecture [C]// Proceedings of the 40th Conference on Design Automation. Anaheim: ACM, 2003: 338-342.
  • 9Orshansky M, Milor L, Hu C M. Characterization of Spatial Intrafield Gate CD Variability, Its Impact on Circuit Performance, and Spatial Mask-Level Correction [J]. IEEE Trans on Semiconductor Manufacturing, 2004, 17(1):2-11.
  • 10Heydari P, Pedram M. Model Reduction of Variable-geometry Interconnects Using Variational Spectrally-weighted Balanced Truncation [C]//Proceedings of the 2001 IEEE/ACM International Conference on Computer-aided Design. San Jose: IEEE, 2001: 586-591.

共引文献5

同被引文献48

  • 1陈建华,牛中奇.保护带对不同参数微带线信号和噪声的影响[J].电波科学学报,2010,25(1):53-59. 被引量:7
  • 2张华,洪伟.不完整地参考面对高速互连耦合及串扰的影响分析[J].东南大学学报(自然科学版),2005,35(5):669-672. 被引量:2
  • 3李丽平,李玉山,王崇剑.防护线减小微带线间串扰的FDTD分析[J].电子与信息学报,2006,28(3):574-576. 被引量:15
  • 4Li Erping, Wei Xingehang, Cangellaris A C, et al. Progress Review of Electromagnetic Compatibility Analysis Teehnologies for Packages, Printed Cireuit Boards, and Novel Interconnects [J]. IEEE Trans on Eleetromagnetic Compatibility, 2010, 52(2) : 248-265.
  • 5Mbairi F D, Siebert W P, Hesselbom H. High-frequency Transmission Lines Crosstalk Reduction Using Spacing Rules [J].IEEE Trans on Components and Packaging Technologies, 2008, 31(3) : 601-610.
  • 6Lee K, Jung H K, Chi H J, et al. Serpentine Microstrip Lines with Zero Far-end Crosstalk for Parallel High-speed DRAM Interfaces[J]. IEEE Trans on Advanced Packaging, 2010, 33(2) : 552-558.
  • 7Swaminathan M, Kim J, Novak I, et al. Power Distribution Networks for System-on-package: Status and Challenges[J]. IEEE Trans on Advanced Packaging, 2004, 27(2) : 286-300.
  • 8Gu Q, Tassoudji A, Poh S Y, et al. Coupled Noise Analysis for Adjacent Vias in Multilayered Digital Circuits[J]. IEEE Trans on Circuits Systems Part I: Regular Papers, 1994, 41(12) : 796-804.
  • 9Lee S H, Jin Jianming. Efficient Full-wave Analysis of Multilayer Interconnection Structures Using a Novel Domain Decomposition-model-order Reduction Method[J]. IEEE Trans on MTT, 2008, 56(1):121-130.
  • 10Swaminathan M, Chung D, Grivet-Talocia S, et al. Designing and Modeling for Power Integrity[J].IEEE Trans on EMC, 2010, 52(2): 288-310.

引证文献5

二级引证文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部