期刊文献+

SoC事务级随机测试功能验证有效性评估

Evaluating Effectiveness for Random Testing of SoC Transaction Level Functional Verification
下载PDF
导出
摘要 针对测试向量放回和不放回两种情况,采用对比评估法,以发现错误的能力和提交的可靠性为标准,论证了SoC事务级随机测试功能验证的有效性。评估结果表明,划分测试仅在错误区包含某个或几个子域的特殊情况下有高于随机测试的验证效果,而随机测试则可能在更一般的情况下优于划分测试的验证效果。 Taking the ability of the?discovering mistakes and the reliability of the submission for the replacement and without replacement of the testcase, the testing validity of the functional verification based on the random testing for the transaction level of the System-on-Chip was evaluated theoretically by the comparison approach. The evaluation result indicated that the efficiency of the partition testing was better than that of the random testing only when one or more subdomains were covered over with the area of errors, although the efficiency of the random testing was generally better than that of the partition testing.
出处 《中国集成电路》 2011年第1期66-70,共5页 China lntegrated Circuit
关键词 超大规模集成电路 验证 随机过程 功能 事务级 VLSI circuits verification random processes function testing transaction level
  • 相关文献

参考文献7

二级参考文献37

  • 1YU Jin Shan, LI Tun, TAN Qing Ping. Scheduling of transactions under resource constraint based on extended preemptive time petri nets for SoC system-level test- case generation[A]. The Second International Conference on Systems ICONS 2007[C].Sainte-Luee,Martinique, 2007,4:20-25
  • 2BERGERON J. Writing testbenches:functional verification of HDL models [ M ]. Boston: Kluwer Academic Publishers, 2000.
  • 3BELTRAME G, SCIUTO D, SILVANO C, et al. Exploiting TLM and object introspection for system-level simulation[A]. Proceedings of the Conference on Design, Automation and test in Europe[C]. Munich,Germany,2006:100-105.
  • 4KLINGAUF W, GADKE H, GUINZEL R. TRAIN: A virtual transaction layer architecture for TLM-based HW/ SW codesign of synthesizable MPSoC[A]. Proceedings of The Conference on Design,Automation and Test in Europe[C] Munich, Germany. 2006:1318-1323.
  • 5CHUNG Moo-Kyoung, NA Sang kwon, KYUNG Chong- Min. System-level performance analysis of embedded system using behavioral C/C++ model[A].IEEE VLSI-TSA International Symposium[C], 2005 : 188-191.
  • 6LIAO S Y. Towards a new standard for system-level design [ C ]//Proc of the Sth International Workshop on Hardware/Software Co-design. New York:ACM Press, 2000: 2-6.
  • 7CHUNG M K, NA S K, KYUNG C M. System-level performance analysis of embedded system using behavioral C/C + + model [ C ]// Proc of IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test. Hsinchu.. ERSO/ITRI, 2005 : 188-191.
  • 8CORNET J, MARANINCHI F, MAILLET-CONTOZ L. A method for the efficient development of timed and untimed transaction-level models of systems-on-chip [ C ]//Proc of International Conference on Design, Automation and Test in Europe. New York: ACM Press, 2008:9-14.
  • 9MARANINCHI F, MOY M, CORNET J, et al. SystemC/TLM semantics for heterogeneous system-on-chip validation[ C ]//Proc of International Conference on Circuits and Systems and TAISA. 2008: 281 - 284.
  • 10PASRICHA S, DUTT N, BEN-ROMDHANE M. Using TLM for exploring bus-based SoC communication architectures application-specific systems[ C]//Proc of the 16th IEEE International Conference. 2005 : 79 - 85.

共引文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部