期刊文献+

Complementary charge islands structure for a high voltage device of partial-SOI

Complementary charge islands structure for a high voltage device of partial-SOI
原文传递
导出
摘要 A new partial-SOI (PSOI) high voltage device structure named CNCI PSOI (complementary n+-charge islands PSOI) is proposed. CNCI PSOI is characterized by equidistant high concentration n+-regions on the top and bottom interfaces of a dielectric buried layer of a PSOI device. When a high voltage is applied to the device, complementary holes and electron islands are formed on the two n+-regions on the top and bottom interfaces, therefore effectively enhancing the electric field of the dielectric buried layer (E1 and increasing the breakdown voltage (BV), alleviating the self-heating effect (SHE) by the silicon window under the source. An analytical model of the vertical interface electric field for the CNCI PSOI is presented and the analytical results are in good agreement with the 2D simulation results. BV and EI of the CNCI PSOI LDMOS increase to 5 91 V and 512 V/μm from 216 V and 81.4 Vμm of the conventional PSOI with a lower SHE, respectively. The influence of structure parameters on the device characteristics is analyzed for the proposed device in detail. A new partial-SOI (PSOI) high voltage device structure named CNCI PSOI (complementary n+-charge islands PSOI) is proposed. CNCI PSOI is characterized by equidistant high concentration n+-regions on the top and bottom interfaces of a dielectric buried layer of a PSOI device. When a high voltage is applied to the device, complementary holes and electron islands are formed on the two n+-regions on the top and bottom interfaces, therefore effectively enhancing the electric field of the dielectric buried layer (E1 and increasing the breakdown voltage (BV), alleviating the self-heating effect (SHE) by the silicon window under the source. An analytical model of the vertical interface electric field for the CNCI PSOI is presented and the analytical results are in good agreement with the 2D simulation results. BV and EI of the CNCI PSOI LDMOS increase to 5 91 V and 512 V/μm from 216 V and 81.4 Vμm of the conventional PSOI with a lower SHE, respectively. The influence of structure parameters on the device characteristics is analyzed for the proposed device in detail.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2011年第1期36-40,共5页 半导体学报(英文版)
基金 Project supported by the National Natural Science Foundation of China(Nos.60806025,60976060) the NKLAIC Project(No.9140 C0903070904) the Youth Teacher Foundation of University of Electronic Science and Technology of China(No.jx0721)
关键词 PSOI COMPLEMENTARY charge islands breakdown voltage SHE PSOI complementary charge islands breakdown voltage SHE
  • 相关文献

参考文献16

  • 1Merchant S, Arnold E, Baumgart H, et al. Realization of high breakdown voltage (> 700 V) in thin SOI device. Proc IEEE Int Symp Power Semiconductor Devices and IC's, 1991: 31.
  • 2Nakagawa A, Yasuhara N, Baba Y. Breakdown voltage enhance- ment for devices on thin silicon layer/silicon dioxide film. IEEE Trans Electron Devices, 1991, 38(7): 1650.
  • 3Funaki H, Yarnaguchi Y, Hirayama K, et al. New 1200 V MOS- FET structure on SOI with S!POS shielding layer. Proc IEEE Int Symp Power Semiconductor Devices and IC's, 1998:25.
  • 4Kapels H, Plikat R, Silber D. Dielectric charge traps: a new structure element for power devices. Proc IEEE Int Symp Power Semiconductor Devices and IC's, 2000:205.
  • 5Li Zhaoji, Zhang Bo, Luo Xiaorong, et al. The rule of field enhancement for buried dielectric layer of SOI high voltage devices. IEEE International Conference on Communications Circuits and Systems, 2007:1320.
  • 6Zhang Bo, Li Zhaoji, Hu Shengdong, et al. Field enhancement for dielectric layer of high-voltage devices on silicon on insulator. IEEE Trans Electron Devices, 2009, 56(10): 2327.
  • 7Luo Xiaorong, Zhang Bo, Li Zhaoji. A new structure and its analytical model for the electric field and breakdown voltage of SOI high voltage device with variable-k dielectric buried layer. Solid-State Electron, 2007, 51(5): 493.
  • 8Luo Xiaorong, Zhang Bo, Li Zhaoji. A novel 700 V SO1 LDMOS with double-side trench. IEEE Electron Device Lett, 2007, 28(5): 422.
  • 9Hu Shengdong, Zhang Bo, Li Zhaoji. A new analytical model of high voltage silicon on insulator (SOI) thin film device. Chin Phys B, 2009, 18(1): 315.
  • 10Hu Shengdong, Zhang Bo, Li Zhaoji, et al. A new structure and its analytical model for the vertical interface electric field ofpartial- SOI high voltage device. Chin Phys B, 2010, 19(3): 037303.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部