期刊文献+

基于MiniSys的双核处理器设计与实现

Design and Implement of Dual-core Processor Based on MiniSys
下载PDF
导出
摘要 MiniSys是一套软硬件结合的SoC系统。本文首先介绍了MiniSys处理器的体第结构,然后设计并实现了一个MiniSys的双核处理器,重点讨论了Cache的一致性问题和核间通信问题,提出了相应的解决策略,最后利用Quartusl软件实现了整个系统,并给出了结论。 MiniSys is a set of hardware and software SoC system that is developed by Southeast University. In this paper, the architectue of MiniSys Processor is introduced, and then a dualcore processor is designed and achieved based on MiniSys processor. Further, key problems are presented, such as Cache consistency and communication between the cores. To solve these problems, some strategies are proposed. Finally, the entire system is achieved by Quartus software and passes timing simulation.
作者 崔成
机构地区 吉林警察学院
出处 《煤炭技术》 CAS 北大核心 2011年第1期150-152,共3页 Coal Technology
关键词 MiniSys 双核处理器 CACHE一致性 多核 MiniSys dual-core processor Cache consistency multi-core
  • 相关文献

参考文献7

  • 1杨伞胜,计算机系统综合课程设计[M].北京:清华大学出版社,2008.
  • 2李鹏,鲍峥,石洋译,Dominic Sweetman.See MIPS Run Linux[M].2版.北京:机械工业出版社,2008.
  • 3黄国睿,张平,魏广博.多核处理器的关键技术及其发展趋势[J].计算机工程与设计,2009,30(10):2414-2418. 被引量:47
  • 4Shanmeem AkhterJason Roberts. 多核程序设计技术--通过软件多线程提升性能[M].北京:电子工业出版社,2007.
  • 5JohnL.Hennessy,DavedA.Patterson.计算机系统结构--量化研究方法[M].北京:电子工业出版社,2007.
  • 6何军,王飙.多核处理器的结构设计研究[J].计算机工程,2007,33(16):208-210. 被引量:24
  • 7复宇闻.VerilogHDL数字系统设计教程[M].北京:北京人民邮电出版社,2004.

二级参考文献24

  • 1孙利荣,蒋泽军,王丽芳.片上网络[J].计算机工程,2005,31(20):1-2. 被引量:5
  • 2刘必慰,陈书明,汪东.先进微处理器体系结构及其发展趋势[J].计算机应用研究,2007,24(3):16-20. 被引量:7
  • 3Kunle Olukotun, Basem A Nayfeh, Lance Hammond, et al.The case for a single chip multiprocessor [C]. Proc 7th Int'l Conf Architectural Support for Programming Languages and Operating Systems.New York:ACM Press, 1996:2-11.
  • 4Kahle J A,Day M N,Hofstee H P, et al.Introduction to the cell multiprocessor [J]. IBM Journal Research And Development, 2005,49(4/5):589-604.
  • 5Michael Taylor.The raw prototype design document V5.02[C]. Proceeding of the IEEE International Conference on Solid-Satate Circuits,2005:1-107.
  • 6Kumar R,Farkas K I,Jouppi N P, et al.Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction[C].Proceedings of the 36th International Symposium on Mieroarchitecture,IEEE,2003:81-92.
  • 7陈莉.科学和工程计算的并行程序设计语言.信息技术快报,2005,3(11):1-16.
  • 8Plurality LTD.Announce its new hypercore architecture line of multicore processor[EB/OL].http://www.plurality.com,2007.
  • 9Tilera LTD.Tile processor architecture technology brief[EB/OL]. http://www.tilera.com,2007.
  • 10ALTERA. FPGA architecture [R]. ALTERA White Paper Vet. 1.0,2006.

共引文献65

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部