期刊文献+

航天应用FPGA配置可靠性研究 被引量:12

Research on the Reliability of FPGA Configuration in Space-based Systems
下载PDF
导出
摘要 航天应用系统必须保证每一单元的安全性及可靠性.现场可编程门阵列(Field Programmable Gate Array,FPGA),以其I/O管脚丰富、设计灵活等优势,逐渐被广泛应用于航天领域.其设计与工艺不断完善,以适应太空中电子辐射等复杂的工作环境.由于基于SRAM的FPGA芯片断电后程序丢失,因此每次上电后都需要先从PROM等外部存储器中加载程序才能正常工作.然而,并不是每一个芯片的每一次加载配置都能成功完成,FPGA的上电配置结果将直接关系到卫星任务的成败.研究发现,诸如环境温度、信号完整性、供电电压、配置时钟速率等因素会影响FPGA的配置过程,致使出现偶尔的配置失败,这在航天应用中是绝对不允许的.针对实际应用的Xilinx公司FPGA芯片,为提高上电配置可靠性,提出了一系列设计保障措施,在FPGA航天应用领域具有一定的参考价值. Designers of space-based systems face unique challenges to insure each unit against failure.FPGA are used gradually in the aerospace field since it is invented with abundant I/O pins and flexible design margin.Many manufactures have been improving those space-qualified FPGA devices to adapt the aerospace high-radiation environments.FPGA devices based on SRAMs have to load configuration data from external PROMs on power-up before the logic is activated.However, not each batch or each device can be configured successfully with zero-failure.This paper explores every possible factor such as environment temperature,signal integrality,configuration rate and so on.Aiming at Xilinx FPGA devices,this paper provides a series of safeguard solutions for higher reliability of configuration.It has significant reference value in aerospace application fields for its feasibility and reliability.
出处 《空间科学学报》 CAS CSCD 北大核心 2011年第1期106-111,共6页 Chinese Journal of Space Science
基金 国家高技术研究发展计划项目基金资助(863-2-5-1-13B)
关键词 FPGA 配置监控 重配置 反熔丝 看门狗 FPGA Configuration monitor Reconfiguration Anti-fuse Watchdog
  • 相关文献

参考文献9

二级参考文献19

  • 1文亮,杨孟飞.星用SoC片内容错方法研究[J].控制工程(北京),2005(2):34-39. 被引量:1
  • 2郑友泉.现场可编程门阵列 第一讲 现场可编程门阵列FPGA概述[J].世界电子元器件,2005(9):40-45. 被引量:9
  • 3Carmichael C. Xilinx Inc. Triple Module Redundancy Design Technique for Virtex FPGAs. San Jose: Virtex Series, 2001, XAPP197 (V1.0)
  • 4Habinc S. Functional Triple Modular Redundancy (FTMR)-VHDL Design Methodology for Redundancy in Combinatorial and Sequential Logic, Design and Assessment Report. Gaisler Research, 2002, FPGA-003-01
  • 5Habinc S. CCSDS Unsegmented Code (CUC) and CCSDS Time Manager (CTM) Synthesizable VHDL Cores Data Sheet. ESA D/TOS-ESM/SH/154, 2000
  • 6MIL-HDBK-340A. Test Requirements for Launch, Upper Stage, and Space Vehicles. 1999.
  • 7GEVS-SE. General Environmental Verification Specification for STS and ELV Payloads, Subsystems, and Components. 1990.
  • 8ECSS-E-10-02A. Space Engineering: Verification. 1998.
  • 9ECSS-E-10-03A. Space Engineering: Testing. 2002.
  • 10中国航天工业总公司行业标准,QJ 3135-2001导弹武器系统、运载火箭和航天器环境工程大纲.2001.

共引文献28

同被引文献82

引证文献12

二级引证文献30

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部