期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

可重构幸存路径管理Viterbi译码器的研究与设计 被引量：1

Study and Implementation of a Reconfigurable Survivor Path Memory Unit for Viterbi Decoder
下载PDF
导出
摘要 根据现代通信系统对自适应性和低功耗的要求,设计了一种自适应的Viterbi译码器,通过设计可重构的幸存路径存储管理单元(SMU),译码器可以根据不同调制方式自适应地选择回溯深度,并通过简化分支度量运算,降低了Viterbi算法中分支度量单元(BMU)和加-比-选单元(ACSU)的复杂度.经FPGA仿真结果表明,该算法性能满足自适应要求,且占用硬件资源低,可降低功耗14%左右,可用于含多速率多调制方式的移动通信系统. An adaptive Viterbi decoder is designed in this paper,based on the demand of adaptive and low power consumption in modern communication systems.The Viterbi decoder can change trace depth automatically by the design of a reconfigurable survivor path memory unit.In this paper we also simplify the branch metric arithmetic,so as to decrease the complexity of the branch metric unit and the add-compare-select unit.According to the simulation result,this design has a small area and has satisfied the demand of adaption,the power consumption can be decreased by 14%.The Viterbi decoder supposed in this paper can be used in communication systems which have kinds of modulation modes.
作者 张维津 张科峰
机构地区 华中科技大学电子科学与技术系
出处 《微电子学与计算机》 CSCD 北大核心 2011年第2期20-22,27,共4页 Microelectronics & Computer
基金 国家"八六三"计划项目(2006AA01Z226)
关键词 VITERBI译码器 可重构 低功耗 Viterbi decoder reconfigurable low power consumption
分类号 TN4 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献7

  • 1李刚,黑勇,仇玉林.MB-OFDM UWB系统中高吞吐率Viterbi译码器的实现[J].微电子学与计算机,2008,25(4):18-21. 被引量：2
  • 2李庆,李选中,江汉红,何文浩.高速VITERBI译码器的研究与设计[J].微电子学与计算机,2009,26(1):109-112. 被引量：1
  • 3Sun Fei, Zhang Tong. Low-power state-parallel relaxed adaptive viterbi decoder[J]. IEEE Transactions on Cir- cuits and Systems Ⅰ, 2007,54(5): 1060- 1068.
  • 4Tsui C Y, Roger S K, Curtis C L. Low power ACS unit design for the Viterbi decoder[C]//Proc 2006 IEEE Int Symp Circ and Syst. Orlando: IEEE, 2006 : 137-140.
  • 5Lin Chien-Ching, Wu Chia-Cho, Lee Chen-Yi. A low power and high speed viterbi decoder chip for WLAN applications [C]// 2005 IEEE Workshop on Signal Processing Systems Design and Implementation. Greece: IEEE,2005: 710- 715.
  • 6Angarita F, Canet M J, Sansaloni T, et al. Reduction of power consumption in a Viterbi Decoder for OFDM- WLAN[C]// 14th IEEE International Conference on E- lectronics, Circuits and Systems. Morocco: IEEE, 2007 : 586-588.
  • 7Han Jae-Sun, Kim Tae-Jin, Lee Chanho. High per- formance Viterbi decoder using modified register ex- change methods [C]// Vancouver: IEEE Proceedings of the International Symposium Circuits and Systems, ISCASr04. Vancouver. IEEE, 2004, 3: 553-556.

二级参考文献15

  • 1韩腊萍,陈立潮.改进Viterbi算法在机动目标跟踪中的应用[J].微电子学与计算机,2004,21(8):111-114. 被引量：5
  • 2黄君凯,王鑫.一种高速Viterbi译码器的优化设计及Verilog实现[J].微电子学与计算机,2005,22(2):178-182. 被引量：10
  • 3Viterbi A J. Error bounds for convolutional coding and an asymptotically optimum decoding algorithm[J]. IEEE Trans. Inform. Theory, 1967(4) :260-269.
  • 4Fettweis G, Meyr H, High - speed parallel viterbi decoding algorithm and VLSI- architecture[J]. IEEE Communications, 1991(5) :46- 55.
  • 5Fettweis G, Meyr H. Parallel viterbi algorithm implementation: breaking the ACS- bottleneck[J]. IEEE Trans. on Commun., 1989,37(8) :785 - 790.
  • 6Black P J, Meng T. A 140Mb/s, 32 - state radix - 4 viterbi decoder[J]. IEEE J. Solid- State Circuites, 1992,27(11):1877 - 1885.
  • 7Fettweis G, Meyr H. High - rate viterbi processor: a systolic array solution[J]. IEEE J. on Selected Areas in Communication, 1990(8) : 1520 - 1533.
  • 8Yeung A K, Rabaey J M. A 210Mb/s radix - 4 bit - level pipelined viterbi decoder[C]// 1995 ISSCC Digest of Technical Paper. California, 1995 : 88 - 89.
  • 9Gierenz V, Weib O, Noll T, et al. A 550Mb/s radix- 4 bit- level pipelined 16 - state 0.25urn CMOS viterbi decoder [ C ]// Proc. IEEE Int. Conf. ASAP. Boston, 2000:195 - 201.
  • 10MBOA-SIG. Multiband OFDM Physical Layer Proposal for IEEE 802.15 Task Group 3a[EB/OL]. [2006 - 12 - 10 ]. http://www. multibandoftm. org/presentation. html.

共引文献1

同被引文献6

  • 1Ameen,S.Y,Al-Jammas,M.H,Alenezi,A.S. FPGA Implementation of Modified Architecture for Adaptive Viterbi Decoder[J].IEEE Electtronics Communications and Photonics,2011.1-9.
  • 2Chih-Jhen,Chen,Chu Yu,Mao-Hsu Yen,Pao-Ann Hsiung. Design of a Low Power Viterbi Decoder for Wireless Communication Applications[A].2010.1-4.
  • 3Lei-ou Wang,Zhe-ying Li. Design and Implementation of a Parallel Processing Viterbi Decoder Using FPGA[J].IEEE Artificial Intelligence and Education,2010.77-80.
  • 4Keller T,Hanzo L. Adaptive Modulation Techniques for Duplex OFDM Transmisson[J].IEEE Transactions on Vehicular Technology,2000,(05).
  • 5Jinghu Chen,Fossorier,P.M.C. Evolution for BP-basedDecoding Algorithms of LDPC Codes and Their Quantized Versions[J].IEEE Commun Lee,2002,(05):208-210.
  • 6So-Jin Lee,Joo-Yul Park,Ki-Seok Chung. Memory Efficient Multi-Rate Regular LDPC Decoder for CMMB[J].IEEE Transactions on Consumer Electronics,2009,(04):1866-1874.

引证文献1

微电子学与计算机
2011年 第2期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部