期刊文献+

基于分离技术的数字电路多目标进化设计 被引量:2

Multi-objective Evolutionary Design of Digital Circuits Based Partition Technology
下载PDF
导出
摘要 提出了一种基于真值表变量分离技术的数字电路进化设计方法.该方法旨在减少待进化系统的输入输出位数,将较难实现的整体进化系统分解成几个容易实现的进化子系统,从而实现较大规模数字电路的进化设计.同时结合多目标遗传算法,优化电路结构.并以加法器和乘法器为设计实例,结果证明了该方法能有效进化出较大规模的数字电路,得到的进化电路资源更少,时延更短. Aiming at the scalability issue of evolvable hardware,partitioning truth table variable technique for digital circuit evolution is introduced.The method is to reduce the digits of inputs and outputs of the evolved system,that is to divide the intact target system which is evolved difficultly into several sub-systems which are evolved easily to evolve larger digital circuit.At the same time,multi-objective genetic algorithm is combined to optimize some parts of the circuit.Adder and Multiplier circuits are taken as examples.The experimental results prove that,by employing the proposed scheme,digital circuits can be designed with less resources and time delay more effectively in larger scale.
出处 《微电子学与计算机》 CSCD 北大核心 2011年第2期115-119,共5页 Microelectronics & Computer
基金 国家自然科学基金项目(60871009 60501022) 航空科学基金项目(2009ZD52045)
关键词 进化硬件 真值表变量分离技术 多目标遗传算法 数字电路 evolvable hardware partition of truth table variable multi-objective genetic algorithm digital circuit
  • 相关文献

参考文献11

  • 1时晨,黄士坦.面向深空探测的演化计算机的概念探讨[J].微电子学与计算机,2006,23(7):1-3. 被引量:1
  • 2Bidlo M, Vasicek Z. Gate-level evolutionary develop- ment using cellular automata [C]// Proceedings of NASA/ESA Conference on Adaptive Hardware and Sys- tems. Noordwijk, Netherlands, 2008:11-18.
  • 3朱向东,权海洋.演化硬件及面向演化的VLSI可重构体系结构设计[J].微电子学与计算机,2007,24(1):94-97. 被引量:5
  • 4Lim M H, Li J H, Cao Q. On-line evolvable fuzzy system for ATM cell-scheduling[J]. Journal of Sys- tems Architecture, 2006, 5(2):169-183.
  • 5Glette K, Torresen J, Yasunaga M. Online evolvable pattern recognition hardware [J]. Studies in Computa- tional Intelligence, 2009(213) :41-54.
  • 6Shanthi A P, Parthasarathi R. Practical and scalable e- volution of digital circuits[J]. Applied Soft Computing, 2008,9(2) :1-7.
  • 7Shanthi A P, Muruganandam P, Parthasarathi R. En- hancing the development based evolution of digital cir- cuits[C]// Proceedings of NASA/DoD Conference on Evolution Hardware. Seattle, USA, 2004 : 91- 94.
  • 8Wang J, Lee C H. Introducing partitioning training set strategy to intrinsic incremental evolution[J]. Lecture Notes in Computer Science, 2006(4293) : 272-282.
  • 9Glette K, Torresen J, Yasunaga M. Online evolution for a high-speed image recognition system implemented on a Virtex-Ⅱ Pro FPGA[C]// Proceedings of Second NASA/ESA Conference on Adaptive Hardware and Sys- tems. Scotland, United Kingdom, 2007:463-470.
  • 10姚睿,于盛林,王友仁,高桂军,张砦.采用主流FPGA的数字电路在线生长进化方法[J].南京航空航天大学学报,2007,39(5):582-587. 被引量:6

二级参考文献39

共引文献36

同被引文献23

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部