期刊文献+

叠层封装技术 被引量:3

Package on Package Technology
下载PDF
导出
摘要 首先介绍叠层封装技术的发展现状及最新发展趋势,然后采用最传统的两层叠层封装结构进行分析,包括描述两层叠层封装的基本结构和细化两层叠层封装技术的SMT组装工艺流程。最后重点介绍了目前国际上存在并投入使用的六类主要的叠层封装方式范例,同时进一步分析了叠层封装中出现的翘曲现象以及温度对翘曲现象的影响。分析结果表明:由于材料属性不同会引起正负两种翘曲现象;从室温升高到150℃左右的时候易发生正变形的翘曲现象,在150℃升高至260℃的回流焊温度过程中多发生负变形的翘曲现象。 The development status and latest trends of PoP are introduced.The traditional PoP solution is analyzed,which consists of the logic processor in the bottom package and memory device stack in the top package.The surface mount(SMT) assembly process flow of PoP is described.Several patents about PoP technology are shown.The warpage of the top and bottom PoP relative to each other becomes critical in impacting board mount yields and adoption.Further the effect of the relative warpage of the top and bottom PoP on SMT yields during PoP assembly is reviewed.The results show that the positive or negative warping phenomenon is due to the different material properties.Second,the positive warping phenomenon is caused when the temperature increases from 25 ℃ to 150 ℃,and the negative warping phenomenon is caused when the temperature increases from 150 ℃ to 260 ℃.
出处 《半导体技术》 CAS CSCD 北大核心 2011年第2期161-164,共4页 Semiconductor Technology
基金 国家自然科学基金(600866002) 广西制造系统与先进制造技术重点实验室主任课题基金(0842006018_Z) 广西区研究生科研创新项目(2010105950802M07)
关键词 叠层封装 3D封装 翘曲 材料属性 回流焊 package on package(PoP) 3D package warpage material properties reflow soldering
  • 相关文献

参考文献3

二级参考文献14

  • 1翁寿松.3D封装的发展动态与前景[J].电子与封装,2006,6(1):8-11. 被引量:13
  • 2TZENG Y L, KAO N, CHEN E, et al. Warpage and Stress Characteristic Analyses Package-on-Package ( PoP ) Structure [ C ]//9th Electronics Packaging Technology Conference, 2007 :182-487.
  • 3SUN P, LEUNG V C K, XIE B, et al. Warpage Reduction of Package on-Package (POP) Module by Material Selection & Process Optimization [ C ]//International Conference Electronic Packaging Technology & High Density Packaging, 2008:1-6.
  • 4ZHAO J F, LUO Y X, HUANG Z Y, et al. Effects of Package Design on Top PoP Package Warpage [ C ]//Electronic Components and Technology Conference, 2008 : 1082-1088.
  • 5SUZUKI Y, KAYASHIMA Y, MAEDA T, et al.Development of thin Flip-Chip BGA for Package on Package [C]//Eleetronic Components and Technology Conference, 2007:8-14.
  • 6CARSON F, LEE S M, Controlling Top Package Warpage for POP Applications[C]//Electronie Components and Technology Conference, 2007 : 737-742.
  • 7LIN W, LEE M W. PoP- CSP warpage evaluation and viscoelastic modeling [ C ]//Electronic Components and Technology Conference, 2008 : 1576-1581.
  • 8WANG W C, et al, Platform of 3D Package Integration[C]// Electronic Components and Technology Conference, 2007 : 743- 747.
  • 9XIE B, SUN P, SHI X Q. Design advisor for package-onpackage (POP) manufacturing[C]//lnternational Conference on Electronic Packaging Technology & High Density Packaging, 2008 : 1-7.
  • 10ZAHN B A. Solder Joint Fatigue Life Model Methodology for 63Sn37Pb and 95. 5Sn4Ag0.5Cu Materials [C]//Electronie Components and Technology Conference, 2003 : 83-94.

共引文献4

同被引文献13

  • 1朱国良,张鹤鸣,胡辉勇,李发宁,舒斌.三维CMOS集成电路技术研究[J].电子科技,2004,17(7):21-26. 被引量:3
  • 2Lipton R. 3D-vertical integration of sensors and electronics[J]. Nuclear Instruments and Methods in Physics Research A, 2007 : 690-694.
  • 3Wieland R,Bonfert D,Klumpp A,et al. 3D integration of CMOS transistors with ICV-SLID technology[J]. Microelectronic Engineering, 2005,82 : 529-533.
  • 4Sugioka K, Hanada Y, Midorikawa K. 3D integration of microcomponents in a single glass chip by femtosecond laser direct writing for biochemical analysis[J]. Appl. Surface Science, 2007,253 : 6595-6598.
  • 5Cheng Y-C, Dai C-L, Lee C-Y, et al. A MEMS micromirror fabricated using CMOS post-process [J]. Sensors and Actuators A, 2005, 120 : 573-581.
  • 6虞国平,王明湘,俞国庆.MEMS器件封装的低温玻璃浆料键合工艺研究[J].2009,34(12):1173-1176.
  • 7Tezcan D S,Munck K D,Pham N,et al. Development of vertical and tapered via etch for 3D through wafer interconnect technology [C]//Proc. of Electronics Packaging Technology Conference, 2006 :22-28.
  • 8Ranganathan N, Prasad K, Batasubramanian N, et al. High aspect ratio through-wafer interconnect for three dimensional integrated circuits [C]// Proc. of Electronic Components and Technology Conference, 2005: 343-348.
  • 9阮祖刚,林小芹,罗乐.MEMS加速度计三维堆叠模块化封装及垂直互连[J].功能材料与器件学报,2008,14(3):675-681. 被引量:2
  • 10邓丹,吴丰顺,周龙早,刘辉,安兵,吴懿平.3D封装及其最新研究进展[J].微纳电子技术,2010,47(7):443-450. 被引量:20

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部