期刊文献+

基于VMM方法的SOC集成验证 被引量:8

Integrated Verification for SOC Based VMM
下载PDF
导出
摘要 随着集成电路规模和设计复杂度的快速增长,芯片验证的难度也不断加大,芯片验证的工作量达到了整个芯片研发的70%,已然成为缩短芯片上市时间的瓶颈。VMM是synopsys公司推出的基于systemverilog的一套验证方法学,已经成为SOC验证的主流方法学。SOC系统采用ARM9处理器和DSP处理器,基于AMBA总线架构。SOC验证包括集成验证和系统验证,相对于系统验证,集成验证具有运行速度快的特点,在芯片验证中极其重要。文中结合项目来介绍SOC集成验证,运用业界主流的VMM验证方法学并结合DesignWare VIP来搭建集成验证环境,通过VMM类的介绍来说明验证的过程,并提出验证环境归一化的思想。 With the rapid growth of the scale of integrated circuit and the complexity of integrated circuit,the difficulty of verification for SOC is increasing.With Verification accounting for 70% of development of chip,Verification becomes a bottleneck problem to reduce chip time to market.VMM proposed by synopsys is a verification methodology based systemverilog.SOC system based on the AMBA bus architecture uses ARM9 processor and DSP processor.Verification of SOC includes System Verification and Integrated Verification.In this paper,the specific project uses the VMM verification methodology and DesignWare VIP for integration verification,introduce the class of VMM and proposes normalized thoughts of Verification environment.
作者 李磊 罗胜钦
出处 《电子与封装》 2011年第1期18-21,共4页 Electronics & Packaging
关键词 VMM验证 SYSTEMVERILOG DesignWare VIP 系统芯片 verification methodology mannul system verilog design ware VIP SOC
  • 相关文献

参考文献8

  • 1Chris Spear. SystemVerilog for Verification[M].Springer, 2006, 1-18.
  • 2Verification Methodology Mannual[P].Synopsys,Inc, &ARM,Inc.
  • 3Janick Bergeron,Eduard Cerny,Alan Hunter,et al.SystemVerilog验证方法学[M].夏宇闻,杨雷,陈先勇,等译.北京:北京航空航天大学出版社,2007.
  • 4Jinbin Hu,Xiaoguang Li.System verification based on VMM and SOPC[C].Computer Science and Information Technology (ICCSIT), 2010 3rd IEEE International Conference. 2010:41-43.
  • 5孙海平,丁健.系统芯片验证方法与技术[M].北京:电子工业出版社,2005.
  • 6Keaveney Martin ,McMahon Anthony, O'Keeffe Niall,et al..The development of advanced verification environments using System Verilog[C]. Signals and Systems Conference, 208. (ISSC 2008). lET Irish.2008:325-330.
  • 7Lu Kong, Wu-Chen Wu,Yong He,et al.. Design of SoC verification platform based on VMM methodology[C]. ASIC, 2009. ASICON '09. IEEE 8th International Conference. 2009:1272-1275.
  • 8Janick Bergeron.Writing Testbenches using SystemVerilog [M].Springer,2006.

共引文献5

同被引文献62

引证文献8

二级引证文献20

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部