期刊文献+

Shift-Min-Write:一种减少PRAM写操作的机制

Shift-Min-Write:a mechanism for reducing write operations in PRAM
下载PDF
导出
摘要 基于DRAM的内存子系统在容量不断增大的过程中消耗了40%的能量。相变随机访问存储器PRAM(phase-change random access memory)作为潜在的替代品可以解决内存容量和能耗的问题。然而,PRAM存在写操作寿命有限和带宽较低等问题。为此提出了的Shift-Min-Write机制,通过减少写操作流量达到延长写操作寿命和增加写带宽的目的。实验结果证明:与传统方法相比,新方法可以增加写带宽和写寿命1倍以上,并减少大约60%的写操作,而且不会随字宽增大而有明显的退化。 The memory subsystem accounts for a significant(about 40%) cost and power budget of a computer system.Current dram-based main memory systems are starting to reach the power cost limit.An alternative memory technology that uses resistance contrast in phase-change material is being actively investigated in the circuits community.Phase-change random access memory(PRAM) devices offer more density capacity of future systems while remaining within the cost and power constraints.However,the relatively low write bandwidth and the less-than-desirable write endurance of PRAM remain for improvement.Shift-Min-Write is proposed and evaluated,a simple microarchitectural technique to replace a PRAM write operation.Experiments show that the proposed mechanism enlarges write bandwidth and endurance more than 1X and also reduce more than 60% of write traffic,even when word width increases.
作者 田玉龙
出处 《中国科技论文在线》 CAS 2011年第1期10-14,共5页
关键词 相变随机存储器 写操作 内存性能 phase-change random access memory write operation memory performance
  • 相关文献

参考文献9

  • 1Qureshi M K,Srinivasan V,Rivers J.A scalable high performancemain memory system using phase-change memory technology. Proc.Int‘l Symp.Computer Architecture(ISCA) . 2009
  • 2M-systems trueFFS wear-leveling mechanism. http;//www.dataio.com/pdf/NAND/MSystems . 2010
  • 3Yang B D,Lee J E,Kim J S,et al.A low power phase-change randomaccess memory using a data-comparison write scheme. ProcIEEE Int‘l Symp.Circuits and Systems(ISCAS) . 2007
  • 4Cho S,Lee H.Flip-N-Write:A simple deterministic technique toimprove PRAM write performance,energy and endurance. Proc.Int‘l Symp Microarchitecture(MICRO) . 2009
  • 5Bedeschi F,Fackenthal R,Resta C,et al.A multi-level-cellbipolar-selected phase-change memory. Proc IEEE Int‘lSolid-State Circuit Conf.(ISSCC) . 2008
  • 6The M5 simulator system. http://www.m5sim.org/wiki/index.php/Main_Page . 2010
  • 7Standard performance evaluation corporation. http://www.specbench.org . 2010
  • 8The basic of phase change memory technology. http://www.numonyx.com/Documents/WhitePapers/PCM_basics_WP.pdf . 2010
  • 9Lefurgy C,Rajamani K,Rawson F. et al.Energy Management for Commercial Servers. IEEE Computer . 2003

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部