期刊文献+

基于RSA算法实现数字机顶盒系统保护的芯片设计

The IC design to protect the system of the digital STB based on RSA algorithm
原文传递
导出
摘要 设计了一款基于RSA算法用于保护数字机顶盒系统的安全认证芯片FD310-1,数字机顶盒的MCU通过和该安全芯片FD310-1进行数据认证来控制系统工作的流程.根据RSA基本原理以及FD310-1实现系统保护的原理,对FD310-1的内部结构和各功能模块进行定义和仿真,设计出FD310-1芯片,实现其保护数字机顶盒系统的功能.流片成功的FD310-1芯片经过测试和系统应用,表明它可以应用于数字机顶盒等电子系统的保护中. Based on RSA algorithm,a secure authentication chip named FD310-1 has been designed to protect the system of the digital STB.By certificating data from chip FD310-1,the MCU of the digital STB can control the working flow of the system.According to RSA algorithm and the principle of FD310-1 protecting the system,the internal structure and functions of FD310-1 were defined and simulated,and FD310-1 chips were fabricated.By measuring the performance of the chips and applying them in the system,it indicates that FD310-1 chips can be used to protect the digital STB and other electronic systems.
出处 《福州大学学报(自然科学版)》 CAS CSCD 北大核心 2010年第6期841-844,共4页 Journal of Fuzhou University(Natural Science Edition)
基金 福建省教育厅科研资助项目(JA09008)
关键词 FD310-1 RSA 安全认证芯片 数字机顶盒 FD310-1 RSA security authentication chip digital STB
  • 相关文献

参考文献5

  • 1Stallings W.密码编码学与网络安全[M].北京:电子工业出版社,2004
  • 2Koc K C. High- speed RSA implementation[M]. California: RSA Data Security Ine, 1994:10 -11.
  • 3Yang C C, Chang T S, Jen C W. A new RSA cryptosystem hardware design based on montgomery' s algorithm[J]. IEEE Transactions on Circuits and Systems -II: Analog and Digital Signal Processing, 1998, 45 (7) : 908 -913.
  • 4Aboud S J, AL- Fayoumi M A, Al- Fayoumi M. An efficient RSA public key encryption scheme [ C ]//IEEE Fifth International Conference on Information Technology: New Generations. 2008:127 - 130.
  • 5侯华敏,杨虹.高性能乘加单元的设计[J].微电子学,2005,35(5):509-512. 被引量:3

二级参考文献6

  • 1Eyre J,Bier J. The evolution of DSP processors from early architecture to the latest developments[J]. IEEE Signal Processing Magazine, 2000, 17(2): 44-51.
  • 2Bewick G W. Fast multiplication algorithms and implementation[D]. CA, USA: Stanford University, 1994.
  • 3Elguibaly F. A fast parallel multiplier-accumulator using the modified Booth algorithm[J]. IEEE Trans Circ and Syst-II, 2000, 47(9): 902-906.
  • 4Jessani R M, Putrino M. Comparison of single- and dual-pass multiply-add fused floating-point units[J]. IEEE Trans Computer, 1998, 47(9): 927-937.
  • 5Wallace C S. A suggestion for a fast multiplier[J]. IEEE Trans Electronic Computers, 1964, 13(2): 1 17.
  • 6Brent R P, Kung H T. A regular layout for parallel adders[J]. IEEE Trans Electronic Computers, 1982, 31(3): 260-264.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部