期刊文献+

快速SPARC V7指令集模拟器的设计方法 被引量:3

Design of fast SPARC V7 instruction set simulator
下载PDF
导出
摘要 为提高解释型指令集模拟器的速度,研究了模拟器设计的译码分派技术及其优化方法,针对模拟器运行时译码阶段开销较大和执行阶段需要本地机器指令较多等特点,提出用预译码技术和优化线索解释技术相结合的方式,提升模拟器的速度。通过设计一个基于SPARC V7指令集模拟器,结合实例对3种模拟器性能进行比较分析,实验结果表明了该方法的可行性和有效性。 To increase the speed of instructions set simulator (ISS), decode-and-dispatch and optimization methods in simulator' s design is studied. Aiming at the problems of a lot of the execution time spent in instruction decode and many local machine instructions executed in instruction execution, themeth^d~~~gyc^mbineddec^de-and-dispatchwithpre-dec^deispresentedt^increase^SS^sspeed. Finally, by design case ofa ISS based on SPARC V7 instruction set and analyzing the performance of three kinds of simulators, the validity and efficiency of the presented method is demonstrated.
出处 《计算机工程与设计》 CSCD 北大核心 2011年第2期531-534,共4页 Computer Engineering and Design
基金 国家自然科学基金项目(90818024)
关键词 模拟器 指令集模拟 预译码 线索解释 译码分派 simulator instruction setsimulation pre-decode threaded code decode-and-dispatch
  • 相关文献

参考文献9

  • 1高翔,张福新,汤彦,章隆兵,胡伟武,唐志敏.基于龙芯CPU的多核全系统模拟器SimOS-Goodson[J].软件学报,2007,18(4):1047-1055. 被引量:16
  • 2Ghanem A K, El-Mahdy A E, El-Salam I A. A cycle-accurate micro-architecture simulation framework for embedded proces- sors[C].2006 International Conference,2006:71-76.
  • 3Ertl M A,Gregg D.Optimizing indirect branch prediction accu- racy in virtual machine interpreters[C].Proc Conf on Program- ming Language Design and Implementation,2007:278-288.
  • 4Ertl M A,Gregg D.The structure and performance of efficient in- terpreters[J].Journal of Instruction-Level Parallelism,2003:1-25.
  • 5邓立波,龙翔,高小鹏.ArmSim全系统模拟器的设计与实现[J].微计算机信息,2008,24(2):9-11. 被引量:5
  • 6Vania Joloboff, Claude Helmstetter.Generation of executable re- presentation for processor simulation with dynamic translation [C].2008 International Conference,2008.
  • 7Lv Mingsong, Deng Qingxu, Guan Nan, et al. ARMISS: An in- struction set simulator for the ARM architecture[C].2008 Inter- national Conference on Embedded Software and Systems,2008.
  • 8Xiao-kun H,Lie-hui J, Qin Y.Design and optimization ofretarge- table instruction set simulator[C].2nd International Conference on Computer Science and Education,2007.
  • 9Strazdins P, Clarke B,Over A.Effcient cycle accurate simulation of the Ultra SPARC CPU[C].Thirtieth Australasian Computer Science Conference,2007.

二级参考文献16

  • 1陈坤中,刘亚斌,李军,陈雪萍.Windows NT环境下的实时仿真技术研究及其应用[J].微计算机信息,2006,22(07S):239-241. 被引量:8
  • 2[1]Mendel Rosenblum,Stephen Alan Herrod,Emmett Witchel,and Anoop Gupta.Complete computer simulation:The SimOS approach.IEEE Parallel and Distributed Technology,3(4):34-43,1995.
  • 3[3]Bell,James R.Threaded code.C.ACM 16,6 (June 1973),370-372.
  • 4[4]E.Witchel et al.Embra:Fast and Flexible Machine Simulation.MMCS,1996.
  • 5[5]Bellard Fabrice,QEMU,a Fast and Portable Dynamic Translator,USENIX,2005,41-46.
  • 6Burger DC,Austin TM.The simplescalar tool set,version 2.0.Technical Report,CS-TR-97-1342,Madison:University of Wisconsin,1997.
  • 7Mauer CJ,Hill MD,Wood DA.Full system timing-first simulation.In:Proc.of the 2002 ACM Sigmetrics Conf.on Measurement and Modeling of Computer Systems.ACM Press,2002.108-116.
  • 8Gibson J,Kunz R,Ofelt D,Horowitz M,Hennessy J,Heinrich M.FLASH vs.(simulated) FLASH:Closing the simulation loop.In:Proc.of the 9th Int'l Conf.on Architectural Support for Programming Languages and Operating Systems (ASPLOS).IEEE Computer Society,2000.49-58.
  • 9Rosenblum M,Herrod SA,Witchel E,Gupta A.Complete computer system simulation:The SimOS approach.IEEE Parallel and Distributed Technology:Systems and Applications,1995,3(4):34-43.
  • 10Hu WW,Zhang FX,Li ZS.Microarchitecture of the Goodson-2 processor.Journal of Computer Science and Technology,2005,20(2):243-249.

共引文献19

同被引文献22

  • 1秦旭东,陈宗基,高金源,黄浩东.飞控系统虚拟设计环境[J].北京航空航天大学学报,2005,31(12):1274-1278. 被引量:4
  • 2桑胜田,王进祥,赵新曙.采用动态译码缓存的高速指令集模拟器[J].计算机工程,2006,32(18):248-250. 被引量:4
  • 3高翔,张福新,汤彦,章隆兵,胡伟武,唐志敏.基于龙芯CPU的多核全系统模拟器SimOS-Goodson[J].软件学报,2007,18(4):1047-1055. 被引量:16
  • 4TMS320VC33 Digital Signal Processor[ Z]. Texas Instru- ments, 1999.
  • 5TMS320C3x User' s Guide[ Z]. Texas Instruments, 1991.
  • 6ZHU J, GAJSKI D D. An ultra-fast instruction set simulator[ J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002, 10(3): 353 -373.
  • 7BRAUN G, NOHL A, HOFFMANN A, et al. A universal technique for fast and flexible instruction-set architecture simulation[ J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004, 23(12) : 1625 - 1639.
  • 8RESHADI M, MISHRA P, DUTI" N. Instruction set compiled simu- lation: a technique for fast and flexible instruction set simulation [ C]// Proceedings of the 40th Conference on Design Automation. Piscataway: IEEE, 2003:758-763.
  • 9HELMSTETI'ER C, JOLOBOFF V, ZHOU X, et aL Fast instruc- tion set simulation using LLVM-based dynamic translation[ C]// Proceedings of the 2011 International MuhiConferencc of Engineers and Computer Scientists. Berlin: Springer, 2011 : 212 - 216.
  • 10WAGSTAFF H, GOULD M, FRANKE B, et al. Early partial e- valuation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description[ C] // Proceed- ings of the 50th Annual Design Automation Conference. New York: ACM, 2013: 21.

引证文献3

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部