期刊文献+

基于TSP的低功耗低费用测试方法 被引量:1

Low-power and Low-cost Test Approach Based on TSP
下载PDF
导出
摘要 扫描链阻塞技术可以有效地降低电路测试时的峰值和平均功耗,但是扫描测试应用时间有所增加。为了解决这一问题,通过有效利用测试向量之间的相容性,提出一种基于TSP问题的降低测试应用时间的方法。实验结果表明,该方法能够较大幅度地降低测试应用时间。 Scan chain disable techniques effectively reduce peak and average test power dissipation. But the test application time is longer. To solve this problem, this paper proposes an approach based on TSP problem to minimize the test application time by exploring the compatibility among the test vectors. Experimental results demonstrate that this approach reduces test application time drastically on various benchmark circuits.
出处 《计算机工程》 CAS CSCD 北大核心 2011年第4期281-283,共3页 Computer Engineering
基金 国家自然科学基金资助项目(60673085,60773207) 教育部留学回国人员科研启动基金资助项目
关键词 可测性设计 扫描链阻塞技术 无关位填充 确定性测试 低费用测试 design for testability scan chain disable technique don't care bit filling deterministic test low-cost test
  • 相关文献

参考文献6

  • 1Wang L T, Wen Xiaoqing, Furukawa H, et al. Virtual Scan: A New Compressed Scan Technology for Test Cost Reduction[C]// Proc. of ITC'04. Charlotte, USA: [s. n.], 2004.
  • 2Pomeranz I, Reddy L N. COMPACTEST: A Method to Generate Compact Test Sets for Combinational Circuits[J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 1993, 12(7): 1040-1049.
  • 3李兆麟,叶以正.全扫描设计中多扫描链的构造[J].电子学报,2000,28(2):90-93. 被引量:2
  • 4Whetsel L. Adapting Scan Architechtures for Low Power Operation[C]//Proc. of International Test Conference. Trento, Italy: [s. n.], 2000.
  • 5You Zhiqiang, lwagaki T, Inoue M, et al. A Low Power Deterministic Test Using Scan Chain Disable Technique[J]. IEICE Transactions on Information and Systems, 2006, E89-D(6): 1931-1939.
  • 6江招生 尤志强 张大方等.一种基于TSP问题的扫描链阻塞技术低费用测试方法.哈尔滨工业大学学报,2009,41(1):176-179.

二级参考文献5

  • 1[1]S.Narayanan,R.Gupta and M.A.Breuer.Configuring multiple scan chains for minimum test time.International Conference on Computer Aided Design,1992:4~8
  • 2[2]R.Gupta and M.A.Breuer.Ordering storage elements in a single scan chain.International Conference on Computer-Aided Design,1991:408~411
  • 3[3]S.Narayanan,C.Njinda and M.A.Breuer.Optimal sequencing of scan registers.International Test Conference,1992:293~302
  • 4[4]Pradhan,Dhiraj K and Saxena,Jayashree.Novel scheme to reduce test application time in circuits with full scan.IEEE T-CAD,1995,14(12):1577~1586
  • 5[5]Lee,Soo Young and Saluja,kewal K.Test application time reduction for sequential circuits with scan.IEEE T-CAD,1995,14(9):1128~1140

共引文献3

同被引文献7

  • 1江招生 尤志强 张大方等.一种基于TSP问题的扫描链阻塞技术低费用测试方法.哈尔滨工业大学学报,2009,41(1):176-179.
  • 2Zorian Y. A Distributed BIST Control Scheme for Complex VLSI Devices[C] //Proc. of the 11th VLSI Test Symposium. Atlantic City, USA: [s. n.] , 1993: 4-9.
  • 3Girad P. Survey of Low-power Testing of VLSI Circuits[J]. IEEE Design Test of Computers, 2002, 19(3): 82-92.
  • 4Roy K, Prasad S. Low-power CMOS VLSI Circuit Design[M]. [S. l.] : John Wiley & Sons, 2000.
  • 5Dai Gui, You Zhiqiang, Kuang Jishun, et al. DCScan: A Power- aware Scan Testing Architecture[C] //Proc. of the 17th Asian Test Symposium. Sapporo, Japan: [s. n.] , 2008: 343-348.
  • 6You Zhiqiang, Huang Jiedi, Inoue M, et al. Capture in Turn Scan for Reduction of Test Data Volume, Test Application Time and Test Power[C] //Proc. of the 19th IEEE Asian Test Symposium. Washington D. C., USA: IEEE Press, 2010: 371-374.
  • 7Zhang Z, Reddy S M, Pomeranz I, et al. Enhancing Delay Fault Coverage Through Low Power Segmented Scan[J]. Computers & Digital Techniques, 2006, 3(1): 21-28.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部