期刊文献+

A novel structure in reducing the on-resistance of a VDMOS 被引量:1

A novel structure in reducing the on-resistance of a VDMOS
原文传递
导出
摘要 A novel structure of a VDMOS in reducing on-resistance is proposed. With this structure, the specific on-resistance value of the VDMOS is reduced by 22% of that of the traditional VDMOS structure as the breakdown voltage maintained the same value in theory, and there is only one additional mask in processing the new structure VDMOS, which is easily fabricated. With the TCAD tool, one 200 V N-channel VDMOS with the new structure is analyzed, and simulated results show that a specific on-resistance value will reduce by 23%, and the value by 33% will be realized when the device is fabricated in three epitaxies and four buried layers. The novel structure can be widely used in the strip-gate VDMOS area. A novel structure of a VDMOS in reducing on-resistance is proposed. With this structure, the specific on-resistance value of the VDMOS is reduced by 22% of that of the traditional VDMOS structure as the breakdown voltage maintained the same value in theory, and there is only one additional mask in processing the new structure VDMOS, which is easily fabricated. With the TCAD tool, one 200 V N-channel VDMOS with the new structure is analyzed, and simulated results show that a specific on-resistance value will reduce by 23%, and the value by 33% will be realized when the device is fabricated in three epitaxies and four buried layers. The novel structure can be widely used in the strip-gate VDMOS area.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2011年第2期44-47,共4页 半导体学报(英文版)
关键词 VDMOS on-resistance specific on-resistance breakdown voltage epitaxial layer resistance VDMOS, on-resistance specific on-resistance breakdown voltage epitaxial layer resistance
  • 相关文献

参考文献3

二级参考文献21

  • 1王英,何杞鑫,方绍华.高压功率VDMOS管的设计研制[J].电子器件,2006,29(1):5-8. 被引量:17
  • 2陈星弼,功率MOSFET与高压集成电路[M],南京:东南大学出版社,1989.
  • 3Bo Zhang.Power Semiconductor Devices and Smart Power ICs[M].成都:电子科技大学出版社,2002.
  • 4Sun S C, Plummer J D. Modeling of the on-Resistance of LDMOS, VDMOS, and VMOS power transistor [J]. IEEE Transactions on Electron Devices, 1980, 27(2).. 356-367.
  • 5Hu Chenming, Chi Min-Hwa, Patel Vikram M. Optimum Design of Power MOSFETS[J]. IEEE Transactions on Electron Devices, 1984, 31(12):1693-1699.
  • 6Kim Seong-Dong, Kim Il-Jung, Han Min-koo , et al, An Accurate on-Resistance Model for Low Voltage VDMOS Devices [J]. Solid-State Electronics, 1995, 38(2):345-350.
  • 7Michael Y. Kwong. Series Resistance Calculation for Source/ Drain Extension Regions Using 2-D Device Simulation [J]. IEEE Transactions on Electron Devices,July 2002,49(7).
  • 8Hong Ji-Hoon,Chung Sang-Koo ,Choi Yearn-Ik.Optimum Design for Minimum on-Resistance of Low Voltage Trench Power MOSFET [J]. Microelectronics Journal, 2004,35,287-289.
  • 9Ulrich Heinle and Jorgen Olsson. Analysis of the Specific On- Resistance of Vertical High-Voltage DMOSFETs on SOI [J]. IEEE Transactions on electron devices, MAY 2003,50(5).
  • 10Rene P. Zingg, On the Specific On-Resistance of High-Voltage and Power Devices [J]. IEEE Transactions on Electron Devices, MARCH 2004,51(3).

共引文献12

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部