面向电子控制器测试的JTAG控制器IP软核设计

Design of the IP soft core of JTAG controller for electronic engine controller

基于可编程门阵列(FPGA)设计JTAG(joint test action group)控制器知识产权(IP)软核,可以实现在线测试.通过分析测试访问端口(TAP)控制器状态机及边界扫描专用控制器芯片原理,针对发动机控制器中常用的数字信号处理器(DSP)芯片,设计了JTAG控制器IP软核以及基于该IP软核的边界扫描测试验证系统的硬件电路,完成了主要指令的测试.采用该IP软核可以灵活地加载扫描矢量,实现在线测试.该设计可以用于扫描测试、故障注入等多个领域.

It is feasible to realize on-line test by designing an intellectual property（IP） soft core of JTAG（joint test action group） controller which is based on filed-programmable gate array（FPGA）.Through analyzing the state machine of test access port（TAP） controller and the principle of some application specific integrated circuit（ASIC） for boundary scan controller,the IP soft core of JTAG controller was designed for digital signal process（DSP） which was used in an electronic engine controller（EEC）.Meanwhile the hardware of testing and verification system for boundary scan was designed,and the tests of main instructions were completed.This IP soft core,which can be used in many fields such as scan test and fault injection,can load the scan vector flexibly to realize on-line test.