期刊文献+

双槽栅SOI LDMOS器件结构及其制造方法研究 被引量:1

Device Structure and Fabricating Method for SOI LDMOS with Double Trench Gates and Plates
下载PDF
导出
摘要 提出了一种具有双槽栅(DTG)SOI LDMOS新结构及其制造方法。与单槽栅(STG)SOI LDMOS相比,DTG SOI LDMOS具有更高的击穿电压,更低的通态电阻,更高的跨导。通过Silvaco TCAD对该结构进行了工艺仿真和器件电学特性模拟,结果表明DTG SOI LDMOS器件不仅具有较好的电学性能,而且可以采用SOI CMOS工艺制造。 A novel SOI LDMOS with Double Trench Gate (DTG) and its fabrication method were proposed in turn. DTG SOl LDMOS has advantages of higher breakdown voltage,lower on-resistance,higher transconductance over Single Trench Gate (STG) SOI LDMOS. Simulated results on process and electrical characteristics obtained with Silvaeo TCAD indicate that the proposed DTG SOl LDMOS cell not only has better electrical characteristics,but also is feasible to be fabricated in SOl CMOS technologies.
出处 《科技通报》 北大核心 2011年第2期258-262,267,共6页 Bulletin of Science and Technology
基金 863计划资助项目(AA09Z239) 浙江省科技计划资助项目(2009C21G2040066)
关键词 微电子学与固体电子学 双槽栅 SOI LDMOS 电学特性 制造方法 microelectronics and solid state electronics double trench gate SOl LDMOS electrical characteristics fabrication method
  • 相关文献

参考文献17

  • 1F.Udrea,D.Garner,K.Sheng,et al.SOI Power Devices[J].Elextronics&Communication Engineering Journal,2000,12(1):27-40.
  • 2宋安飞,张海鹏.高温SOICMOS倒相器MOSFET组合的研究[J].电子器件,2000,23(1):13-18. 被引量:2
  • 3张海鹏,宋安飞,杨国勇,冯耀兰,魏同立.漂移区减薄的多沟道薄膜SOILIGBT的研究(Ⅰ)——低压截止态泄漏电流的温度特性[J].固体电子学研究与进展,2001,21(1):37-42. 被引量:4
  • 4张海鹏,邱晓军,胡晓萍,沈世龙,杨宝,岳亚富.DRT MC SOI LIGBT器件漂移区新结构的可实现性[J].电子器件,2006,29(1):18-21. 被引量:2
  • 5J H.P.Zhang.Lifei Jiang,Lingling Sun,et al.A novel SOI LDMOS with a Trench Gate and Field Plate and Trench Drain for RF applications[C] // Proc.Of ISCIT2007,2007,34-39.
  • 6H.P.Zhang,L.L.Sun,L.F.Jiang,et al.Process simulation of trench gate and plate and trench drain SOI nLDMOS with TCAD tools[C] // Semiconductor Electronics,Proc.Of IEEE ICSE'2008,2008,92-95.
  • 7H.P.Zhang,L.L.Sun,L.F Jiang,et al.Process simulation of trench gate and plate and trench drain SOI NLIGBT with TCAD tools[C] // Proc.Of APCCAS'2008,2008,1037-1040.
  • 8S.G.Xu,H.P.Zhang,D.J.Wang,et al.A novel low onresistance SOI LDMOS with double trench gates and plates[C] // CTEMT2010.2010.(in press).
  • 9H.P.Zhang,L J.Ma,T.L.Wei,et al.Experimental Research on TF SOI CMOS Ring Oscillator with EM NMOSFET and AM PMOSFET Assemblies at High Temperature[C] // Proc.Of the 16th IEEE IPFA,2009,447-450.
  • 10S.COLAK.B.SINGER,E.STUPP.Lateral DMOS Power Transistor Design[J].IEEE ELECTRON DEVICE LETTERS,1980,1(4):51-53.

二级参考文献34

  • 1段宝兴,张波,李肇基.阶梯埋氧型SOI结构的耐压分析[J].Journal of Semiconductors,2005,26(7):1396-1400. 被引量:12
  • 2段宝兴,张波,李肇基.具有p型埋层PSOI结构的耐压分析[J].Journal of Semiconductors,2005,26(11):2149-2153. 被引量:3
  • 3李德彬,丁维清.注入离子分布参数的拟合研究[J].北京师范大学学报(自然科学版),1996,32(1):57-62. 被引量:3
  • 4章勤义.超大规模集成电路物理导论[M].北京:电子工业出版社,1988.376.
  • 5Colinge J P.SOI技术-21世纪的硅集成电路技术[M].北京:科学出版社,1993.104-107,138,139.
  • 6刘恩科,半导体物理学,1994年
  • 7Yuichi N. The PDF and CF of Pearson Type Ⅳ Distributions and the ML Estimation of the Parameters[J]. Statistics & Probability Letters 1999,43: 251-264.
  • 8Lon-Kou C, Ming-Yui T. A Novel Structure of LIGBT with 3D RESURF Junction and Segmented-Anode-Segmented Cathode[C]. PEDS' 2003: 49-54.
  • 9Funaki H, Matsudai T,Nakagawa A,et al. Multi-Channel SOI Lateral IGBTs with Large SOA[C]. In: IEEE International Conference on Power Electronic Devices, 1997:33-36.
  • 10Watabe K, Akiyama H, Terashima T, et aL A 0. 8 μm High Voltage IC Using Newly Designed 600 V Lateral IGBT on Thick Buried-Oxide SOI[C]. In:ISPSD6,151-153,1996.

共引文献10

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部