期刊文献+

片上网络二维和三维结构的通信性能分析 被引量:5

Communication Performance Analysis of the NoCs in 2D and 3D Architectures
下载PDF
导出
摘要 芯片集成技术的迅猛发展,使得片上网络从二维向三维扩展成为可能。研究表明三维片上网络因拓扑维度的增加而缩短了通信距离,极大地提升了网络的平均通信性能。本文对比分析了k-ary-2-mesh网络及其对应的三维网络在最差情形下的通信性能,得出了以下结论:三维网络的平均通信性能虽然更优,但受垂直信道影响其最差情形下的通信性能可能劣于其对应的二维网络。本文的分析基于网络演算理论,该理论广泛应用于计算信息流穿越各种网络元素的延迟上界。 Advanced integration technologies enable the construction of Network-on-Chip (NoC) from two dimensions to three dimensions. Studies have shown that 3D NoCs can improve the average communication performance because of the possibility of using the additional dimension to shorten the communication distance. In this paper, we present a comparative analysis on the worst-case communication performance in the regular k-ary-2-mesh networks and their 3D forms. We show that, though 3D networks achieve better average latency, this may not be the case for the worst-case performance mainly due to the constraints on vertical channels. Our analysis is based on network calculus, which allows to calculate the theoretical delay bounds for constrained flows traversing network elements.
出处 《计算机工程与科学》 CSCD 北大核心 2011年第3期34-40,共7页 Computer Engineering & Science
基金 国家自然科学基金资助项目(60633050)
关键词 三维片上网络 网络演算 延迟上界 性能分析 3D NoC network calculus delay bound performance analysis
  • 相关文献

参考文献11

  • 1Pavlidis V, Friedman E. 3-D Topologies for Networks on Chip[J]. IEEE Transactions on Very Large Scale Integra tion Systems, 2007,15(10):1081 1090.
  • 2Loi, Mitra S, Lee T H, Fujita S, et al. A Low-Overhead Fault Tolerance Scheme for TSV-Based 3D Network on Chip I.inks[C]//Proc of the 2008 IEEE/ACM Int'l Conf on Corn purer Aided Design, 2008:598 602.
  • 3Weerasekera R, Zheng L-R, Pamunuwa D, et al. Extending Systems on Chip to the Third Dimension: Performance, Cost and Technological Tradeoffs[C].//Proc of the 2007 IEEE/ACM Int ' I Conf on Computer Aided Design, 2007 : 212-219.
  • 4Feeru B,Pande P. Networks-on-Chip in a Three Dimensional Environment: A Performance Evaluation[J]. IEEE Trans- actions on Computers, 2008, 58(1):32-45.
  • 5Qian Y, I.u Z, Dou W. Analysis of Communication Delay Bounds for Network on Chips[C]//Proc of the 14th Asia and South Pacific Design Automation Conf, 2009:7 12.
  • 6Cruz R L. A Calculus for Network Delay, Part I: Network Elements in Isolation: Part Ⅱ: Network Analysis[J]. IEEE.Transactions on Information Theory, 1991, 37(1)1114 141.
  • 7Chang C-S. Performance Guaranlees in Communication Net works[M]. Berlin:Springer Verlag, 2000.
  • 8Le Boudec J Y,Thiran P. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet[M]. Berlin: Springer Verlag, 2004.
  • 9Stiliadis D, Varma A. Latency-Rate Servers: A General Model for Analysis of Traffic Scheduling Algorithms[J]. IEEE/ACM Transactions on Networking, 1998, 6(5) : 611- 624.
  • 10Lenzini I., Martorini L, Mingozzi E, et al. Tight End-to- End Per Flow Delay Bounds in FIFO Multiplexing Sink- Tree Networks[J]. Performance Evaluation, 2006, 63(9- 10):956 987.

同被引文献56

  • 1刘有耀,韩俊刚.超立方体双环互连网络及路由算法[J].计算机应用研究,2009,26(3):997-1000. 被引量:4
  • 2欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[J].计算机研究与发展,2010,47(S1):332-336. 被引量:4
  • 3封国强,蔡坚,王水弟.硅通孔互连技术的开发与应用[J].电子与封装,2006,6(11):15-18. 被引量:8
  • 4周文彪,张岩,毛志刚.片上通信结构——共享总线和NoC的分析与比较[J].计算机工程与应用,2007,43(15):121-124. 被引量:5
  • 5Ahmed A B, Abdallah A B, Kuroda K. Architecture and Design of Efficient 3D Network-on-Chip for CustomMulticore SoC[C]//Proc. of 2010 International Conference on Broadband, Wireless Computing, Communication and Applications. Aizu-Wakamatsu, Japan: [s. n.], 2010.
  • 6Gharan M O, Khan G N. Flexible Simulation and Modeling for 2D topology NoC System Design[C]//Proc. of Conference on Electrical and Computer Engineering. Toronto, Canada: Is. n.], 2011.
  • 7Martin M M K, Sorin D L, Beckmann B M. Multifacet's General Execution-driven Multiprocessor Simulator(GEMS) Toolset[C]//Proc. of ACM SIGARCH Computer Architecture News. New York, USA: ACM Press, 2005: 92-99.
  • 8Roca A, Flich J, Silla F, et al. A Latency-efficient Router Architecture for CMP Systems[C]//Proc. of the 13th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools. Washington D. C., USA: IEEE Computer Society, 2010: 165-172.
  • 9Agarwal N, Peh L S, Jha N K. Garnet: A Detailed Interconnect Model Inside a Full-system Simulation Framework[EB/OL]. (2010-10-20). http://www.princeton.edu/niketa/garnet.html.
  • 10BENINI L ,De MICHELI G. Networks on chips :a new SoC paradigm[J]. Computer, 2002,35 (1) : 70-78.

引证文献5

二级引证文献24

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部